blob: e9ffa4866bc940e6b4972f6cb3d503e4e2578a2b [file] [log] [blame]
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +09001/*
2 * include/configs/alt.h
3 * This file is alt board configuration.
4 *
5 * Copyright (C) 2014 Renesas Electronics Corporation
6 *
7 * SPDX-License-Identifier: GPL-2.0
8 */
9
10#ifndef __ALT_H
11#define __ALT_H
12
13#undef DEBUG
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090014#define CONFIG_R8A7794
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090015#define CONFIG_RMOBILE_BOARD_STRING "Alt"
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090016
Nobuhiro Iwamatsub6169ac2014-11-10 14:34:07 +090017#include "rcar-gen2-common.h"
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090018
Nobuhiro Iwamatsua341e772014-10-31 16:16:28 +090019#if defined(CONFIG_RMOBILE_EXTRAM_BOOT)
20#define CONFIG_SYS_TEXT_BASE 0x70000000
21#else
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090022#define CONFIG_SYS_TEXT_BASE 0xE6304000
Nobuhiro Iwamatsua341e772014-10-31 16:16:28 +090023#endif
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090024
Nobuhiro Iwamatsua341e772014-10-31 16:16:28 +090025#if defined(CONFIG_RMOBILE_EXTRAM_BOOT)
26#define CONFIG_SYS_INIT_SP_ADDR 0x7003FFFC
27#else
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090028#define CONFIG_SYS_INIT_SP_ADDR 0xE633FFFC
Nobuhiro Iwamatsua341e772014-10-31 16:16:28 +090029#endif
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090030#define STACK_AREA_SIZE 0xC000
31#define LOW_LEVEL_MERAM_STACK \
32 (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
33
34/* MEMORY */
Nobuhiro Iwamatsub6169ac2014-11-10 14:34:07 +090035#define RCAR_GEN2_SDRAM_BASE 0x40000000
36#define RCAR_GEN2_SDRAM_SIZE (1024u * 1024 * 1024)
37#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090038
39/* SCIF */
40#define CONFIG_SCIF_CONSOLE
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090041
42/* FLASH */
43#define CONFIG_SPI
44#define CONFIG_SPI_FLASH_BAR
45#define CONFIG_SH_QSPI
46#define CONFIG_SPI_FLASH
47#define CONFIG_SPI_FLASH_SPANSION
48#define CONFIG_SPI_FLASH_QUAD
49#define CONFIG_SYS_NO_FLASH
50
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090051/* SH Ether */
52#define CONFIG_NET_MULTI
53#define CONFIG_SH_ETHER
54#define CONFIG_SH_ETHER_USE_PORT 0
55#define CONFIG_SH_ETHER_PHY_ADDR 0x1
56#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
57#define CONFIG_SH_ETHER_CACHE_WRITEBACK
58#define CONFIG_SH_ETHER_CACHE_INVALIDATE
59#define CONFIG_SH_ETHER_ALIGNE_SIZE 64
60#define CONFIG_PHYLIB
61#define CONFIG_PHY_MICREL
62#define CONFIG_BITBANGMII
63#define CONFIG_BITBANGMII_MULTI
64
65/* Board Clock */
66#define RMOBILE_XTAL_CLK 20000000u
67#define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
68#define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2) /* EXT / 2 */
69#define CONFIG_PLL1_CLK_FREQ (CONFIG_SYS_CLK_FREQ * 156 / 2)
70#define CONFIG_P_CLK_FREQ (CONFIG_PLL1_CLK_FREQ / 24)
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090071
72#define CONFIG_SYS_TMU_CLK_DIV 4
73
74/* i2c */
75#define CONFIG_CMD_I2C
76#define CONFIG_SYS_I2C
77#define CONFIG_SYS_I2C_SH
78#define CONFIG_SYS_I2C_SLAVE 0x7F
79#define CONFIG_SYS_I2C_SH_NUM_CONTROLLERS 3
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090080#define CONFIG_SYS_I2C_SH_SPEED0 400000
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090081#define CONFIG_SYS_I2C_SH_SPEED1 400000
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090082#define CONFIG_SYS_I2C_SH_SPEED2 400000
83#define CONFIG_SH_I2C_DATA_HIGH 4
84#define CONFIG_SH_I2C_DATA_LOW 5
85#define CONFIG_SH_I2C_CLOCK 10000000
86
87#define CONFIG_SYS_I2C_POWERIC_ADDR 0x58 /* da9063 */
88
Nobuhiro Iwamatsu8208d9b2014-10-31 16:30:26 +090089/* USB */
90#define CONFIG_USB_STORAGE
91#define CONFIG_USB_EHCI
92#define CONFIG_USB_EHCI_RMOBILE
93#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
94
Nobuhiro Iwamatsu86690f52014-12-03 15:30:30 +090095/* MMCIF */
96#define CONFIG_MMC
97#define CONFIG_GENERIC_MMC
98#define CONFIG_CMD_MMC
99
100#define CONFIG_SH_MMCIF
101#define CONFIG_SH_MMCIF_ADDR 0xee200000
102#define CONFIG_SH_MMCIF_CLK 48000000
103
Nobuhiro Iwamatsue02f1742014-12-02 16:52:24 +0900104/* Module stop status bits */
105/* INTC-RT */
106#define CONFIG_SMSTP0_ENA 0x00400000
107/* MSIF */
108#define CONFIG_SMSTP2_ENA 0x00002000
109/* INTC-SYS, IRQC */
110#define CONFIG_SMSTP4_ENA 0x00000180
111/* SCIF2 */
112#define CONFIG_SMSTP7_ENA 0x00080000
113
Nobuhiro Iwamatsu483729c2014-11-19 14:26:33 +0900114/* SDHI */
115#define CONFIG_SH_SDHI_FREQ 97500000
116
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +0900117#endif /* __ALT_H */