Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 5cd7ece36927cab1fb501c62f14400fb11371736 / . / configs / hrcon_dh_defconfig
blob: 40de2f95f354956c05fe3dd283f75198463066b0 [file] [log] [blame]
Dirk Eibach981bacd2015-10-28 11:46:35 +0100[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xFE000000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame^]3CONFIG_ENV_SIZE=0x2000
4CONFIG_ENV_SECT_SIZE=0x10000
Siva Durga Prasad Paladugu809438d2016-07-29 15:31:47 +0530[diff] [blame]5CONFIG_IDENT_STRING=" hrcon dh 0.01"
Mario Sixd10f3182019-01-21 09:17:53 +0100[diff] [blame]6CONFIG_SYS_CLK_FREQ=33333333
Dirk Eibach981bacd2015-10-28 11:46:35 +0100[diff] [blame]7CONFIG_MPC83xx=y
8CONFIG_TARGET_HRCON=y
Mario Six94867102019-01-21 09:17:54 +0100[diff] [blame]9CONFIG_SYSTEM_PLL_VCO_DIV_2=y
10CONFIG_SYSTEM_PLL_FACTOR_4_1=y
11CONFIG_CORE_PLL_RATIO_3_1=y
12CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
13CONFIG_TSEC1_MODE_RGMII=y
14CONFIG_TSEC2_MODE_RGMII=y
Mario Sixa861ea62019-01-21 09:17:57 +0100[diff] [blame]15CONFIG_BAT0=y
16CONFIG_BAT0_NAME="DDR"
17CONFIG_BAT0_BASE=0x00000000
18CONFIG_BAT0_LENGTH_128_MBYTES=y
19CONFIG_BAT0_ACCESS_RW=y
20CONFIG_BAT0_ICACHE_MEMORYCOHERENCE=y
21CONFIG_BAT0_DCACHE_MEMORYCOHERENCE=y
22CONFIG_BAT0_USER_MODE_VALID=y
23CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
24CONFIG_BAT1=y
25CONFIG_BAT1_NAME="IMMRBAR"
26CONFIG_BAT1_BASE=0xE0000000
27CONFIG_BAT1_LENGTH_8_MBYTES=y
28CONFIG_BAT1_ACCESS_RW=y
29CONFIG_BAT1_ICACHE_INHIBITED=y
30CONFIG_BAT1_ICACHE_GUARDED=y
31CONFIG_BAT1_DCACHE_INHIBITED=y
32CONFIG_BAT1_DCACHE_GUARDED=y
33CONFIG_BAT1_USER_MODE_VALID=y
34CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
35CONFIG_BAT2=y
36CONFIG_BAT2_NAME="FLASH"
37CONFIG_BAT2_BASE=0xFE000000
38CONFIG_BAT2_LENGTH_8_MBYTES=y
39CONFIG_BAT2_ACCESS_RW=y
40CONFIG_BAT2_ICACHE_MEMORYCOHERENCE=y
41CONFIG_BAT2_DCACHE_INHIBITED=y
42CONFIG_BAT2_DCACHE_GUARDED=y
43CONFIG_BAT2_USER_MODE_VALID=y
44CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
45CONFIG_BAT3=y
46CONFIG_BAT3_NAME="STACK_IN_DCACHE"
47CONFIG_BAT3_BASE=0xE6000000
48CONFIG_BAT3_ACCESS_RW=y
49CONFIG_BAT3_USER_MODE_VALID=y
50CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
Mario Sixb47839c2019-01-21 09:17:58 +0100[diff] [blame]51CONFIG_LBLAW0=y
52CONFIG_LBLAW0_BASE=0xFE000000
53CONFIG_LBLAW0_NAME="FLASH"
54CONFIG_LBLAW0_LENGTH_8_MBYTES=y
55CONFIG_LBLAW1=y
56CONFIG_LBLAW1_BASE=0xE0600000
57CONFIG_LBLAW1_NAME="FPGA0"
58CONFIG_LBLAW1_LENGTH_1_MBYTES=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]59CONFIG_ELBC_BR0_OR0=y
60CONFIG_BR0_OR0_NAME="FLASH"
61CONFIG_BR0_OR0_BASE=0xFE000000
62CONFIG_BR0_PORTSIZE_16BIT=y
63CONFIG_OR0_AM_8_MBYTES=y
64CONFIG_OR0_XAM_SET=y
65CONFIG_OR0_SCY_15=y
66CONFIG_OR0_CSNT_EARLIER=y
67CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
68CONFIG_OR0_XACS_EXTENDED=y
69CONFIG_OR0_TRLX_RELAXED=y
70CONFIG_OR0_EHTR_8_CYCLE=y
71CONFIG_ELBC_BR1_OR1=y
72CONFIG_BR1_OR1_NAME="FPGA"
73CONFIG_BR1_OR1_BASE=0xE0600000
74CONFIG_BR1_PORTSIZE_16BIT=y
75CONFIG_OR1_AM_1_MBYTES=y
76CONFIG_OR1_XAM_SET=y
77CONFIG_OR1_SCY_15=y
78CONFIG_OR1_CSNT_EARLIER=y
79CONFIG_OR1_ACS_HALF_CYCLE_EARLIER=y
80CONFIG_OR1_XACS_EXTENDED=y
81CONFIG_OR1_TRLX_RELAXED=y
82CONFIG_OR1_EHTR_8_CYCLE=y
Mario Six8b2141c2019-01-21 09:18:09 +0100[diff] [blame]83CONFIG_HID0_FINAL_EMCP=y
84CONFIG_HID0_FINAL_DPM=y
85CONFIG_HID0_FINAL_ICE=y
86CONFIG_HID2_HBE=y
Mario Six636c1082019-01-21 09:18:11 +0100[diff] [blame]87CONFIG_SICR_ETSEC1_A_TSEC_GTX_CLK125=y
Mario Six636c1082019-01-21 09:18:11 +0100[diff] [blame]88CONFIG_SICR_IEEE1588_A_GPIO=y
89CONFIG_SICR_GTM_GPIO=y
90CONFIG_SICR_ETSEC2_GPIO=y
91CONFIG_SICR_GPIOSEL_IEEE1588=y
92CONFIG_SICR_TMSOBI1_2_5_V=y
93CONFIG_SICR_TMSOBI2_2_5_V=y
Mario Sixaa502542019-01-21 09:18:12 +0100[diff] [blame]94CONFIG_ACR_PIPE_DEP_4=y
95CONFIG_ACR_RPTCNT_4=y
Mario Sixf62074e2019-01-21 09:18:13 +0100[diff] [blame]96CONFIG_SPCR_TSECEP_3=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]97CONFIG_LCRR_DBYP_PLL_BYPASSED=y
98CONFIG_LCRR_CLKDIV_2=y
Simon Glassec10c012017-05-17 03:25:35 -0600[diff] [blame]99CONFIG_CMD_IOLOOP=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]100CONFIG_FIT=y
101CONFIG_FIT_VERBOSE=y
102CONFIG_OF_BOARD_SETUP=y
103CONFIG_OF_STDOUT_VIA_ALIAS=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]104CONFIG_SYS_EXTRA_OPTIONS="HRCON_DH"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]105CONFIG_BOOTDELAY=5
Simon Glass4be229d2019-07-20 20:51:14 -0600[diff] [blame]106CONFIG_USE_PREBOOT=y
Simon Glassbd5618d2016-10-17 20:13:00 -0600[diff] [blame]107CONFIG_SYS_CONSOLE_INFO_QUIET=y
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]108# CONFIG_DISPLAY_BOARDINFO is not set
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]109CONFIG_BOARD_EARLY_INIT_F=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]110CONFIG_BOARD_EARLY_INIT_R=y
Mario Six8febc7a2018-03-28 14:38:16 +0200[diff] [blame]111CONFIG_LAST_STAGE_INIT=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]112CONFIG_HUSH_PARSER=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]113CONFIG_CMD_IMLS=y
Simon Glass811eb262017-05-17 03:25:20 -0600[diff] [blame]114CONFIG_CMD_FPGAD=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]115CONFIG_CMD_I2C=y
116CONFIG_CMD_MMC=y
Simon Glassc88a09a2017-08-04 16:34:34 -0600[diff] [blame]117CONFIG_CMD_PCI=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]118CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]119CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]120CONFIG_CMD_EXT2=y
Patrick Delaunayf7e07722017-01-27 11:00:37 +0100[diff] [blame]121CONFIG_DOS_PARTITION=y
Tom Rini4bb26a42019-11-10 11:28:03 -0500[diff] [blame]122CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame^]123CONFIG_ENV_ADDR=0xFE060000
124CONFIG_ENV_ADDR_REDUND=0xFE070000
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]125CONFIG_FSL_ESDHC=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]126CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]127CONFIG_FLASH_CFI_DRIVER=y
128CONFIG_SYS_FLASH_PROTECTION=y
129CONFIG_SYS_FLASH_CFI=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]130CONFIG_PHY_MARVELL=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]131CONFIG_MII=y
Mario Sixda4fc932018-03-28 14:38:18 +0200[diff] [blame]132CONFIG_TSEC_ENET=y
Tom Rinie69ba982018-03-06 19:02:27 -0500[diff] [blame]133CONFIG_CONS_INDEX=2
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]134CONFIG_SYS_NS16550=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]135CONFIG_OF_LIBFDT=y