blob: 4d6aab5ccc38718ab6711791339944ebf3d4aded [file] [log] [blame]
Dasnavis Sabiyad942f972024-02-24 01:51:50 +05301// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (C) 2022-2023 Texas Instruments Incorporated - https://www.ti.com/
4 */
5
6/dts-v1/;
7
8#include "k3-am69-sk.dts"
9#include "k3-j784s4-ddr-evm-lp4-4266.dtsi"
10#include "k3-j784s4-ddr.dtsi"
11#include "k3-am69-sk-u-boot.dtsi"
12
13/ {
14 chosen {
15 tick-timer = &mcu_timer0;
16 };
17
18 aliases {
19 remoteproc0 = &sysctrler;
20 remoteproc1 = &a72_0;
21 };
22
23 a72_0: a72@0 {
24 compatible = "ti,am654-rproc";
25 reg = <0x0 0x00a90000 0x0 0x10>;
26 power-domains = <&k3_pds 61 TI_SCI_PD_EXCLUSIVE>,
27 <&k3_pds 202 TI_SCI_PD_EXCLUSIVE>;
28 resets = <&k3_reset 202 0>;
29 clocks = <&k3_clks 61 0>;
30 assigned-clocks = <&k3_clks 61 0>, <&k3_clks 202 0>;
31 assigned-clock-parents = <&k3_clks 61 2>;
32 assigned-clock-rates = <200000000>, <2000000000>;
33 ti,sci = <&sms>;
34 ti,sci-proc-id = <32>;
35 ti,sci-host-id = <10>;
36 bootph-pre-ram;
37 };
38
39 dm_tifs: dm-tifs {
40 compatible = "ti,j721e-dm-sci";
41 ti,host-id = <3>;
42 ti,secure-host;
43 mbox-names = "rx", "tx";
44 mboxes= <&secure_proxy_mcu 21>, <&secure_proxy_mcu 23>;
45 bootph-pre-ram;
46 };
47};
48
49&mcu_timer0 {
50 status = "okay";
51 clock-frequency = <250000000>;
52 bootph-pre-ram;
53};
54
55&secure_proxy_sa3 {
56 status = "okay";
57 bootph-pre-ram;
58};
59
60&secure_proxy_mcu {
61 status = "okay";
62 bootph-pre-ram;
63};
64
65&cbass_mcu_wakeup {
66 sysctrler: sysctrler {
67 compatible = "ti,am654-system-controller";
68 mboxes= <&secure_proxy_mcu 4>,
69 <&secure_proxy_mcu 5>,
70 <&secure_proxy_sa3 5>;
71 mbox-names = "tx", "rx", "boot_notify";
72 bootph-pre-ram;
73 };
74};
75
76&sms {
77 mboxes= <&secure_proxy_mcu 8>, <&secure_proxy_mcu 6>, <&secure_proxy_mcu 5>;
78 mbox-names = "tx", "rx", "notify";
79 ti,host-id = <4>;
80 ti,secure-host;
81 bootph-pre-ram;
82};
83
84/* WKUP UART0 is used for DM firmware logs */
85&wkup_uart0 {
86 bootph-pre-ram;
87 status = "okay";
88};
89
90&ospi0 {
91 reg = <0x0 0x47040000 0x0 0x100>,
92 <0x0 0x50000000 0x0 0x8000000>;
93};
94
95&ospi1 {
96 reg = <0x0 0x47050000 0x0 0x100>,
97 <0x0 0x58000000 0x0 0x8000000>;
98};
99
Jonathan Humphreys8ceee802024-08-09 18:01:54 -0500100&fss {
101 /* enable ranges missing from the FSS node */
102 ranges = <0x0 0x47000000 0x0 0x47000000 0x0 0x00068400>,
103 <0x0 0x50000000 0x0 0x50000000 0x0 0x08000000>;
104};
105
Dasnavis Sabiyad942f972024-02-24 01:51:50 +0530106&mcu_ringacc {
107 ti,sci = <&dm_tifs>;
108};
109
110&mcu_udmap {
111 ti,sci = <&dm_tifs>;
112};