blob: e573ce7718b9bd38b370b215032df1397d569809 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Alexey Brodkin3a59d912014-02-04 12:56:14 +04002/*
3 * Copyright (C) 2013-2014 Synopsys, Inc. All rights reserved.
Alexey Brodkin3a59d912014-02-04 12:56:14 +04004 */
5
6#include <asm-offsets.h>
7#include <config.h>
Alexey Brodkin7a5f30d2015-02-19 18:40:58 +03008#include <linux/linkage.h>
Alexey Brodkin3a59d912014-02-04 12:56:14 +04009#include <asm/arcregs.h>
10
Alexey Brodkin7a5f30d2015-02-19 18:40:58 +030011ENTRY(_start)
Igor Guryanov4fec6aa2014-12-24 17:17:11 +030012 /* Setup interrupt vector base that matches "__text_start" */
13 sr __ivt_start, [ARC_AUX_INTR_VEC_BASE]
14
Alexey Brodkin9f916ee2015-05-18 16:56:26 +030015 ; Disable/enable I-cache according to configuration
16 lr r5, [ARC_BCR_IC_BUILD]
17 breq r5, 0, 1f ; I$ doesn't exist
18 lr r5, [ARC_AUX_IC_CTRL]
19#ifndef CONFIG_SYS_ICACHE_OFF
20 bclr r5, r5, 0 ; 0 - Enable, 1 is Disable
21#else
22 bset r5, r5, 0 ; I$ exists, but is not used
23#endif
24 sr r5, [ARC_AUX_IC_CTRL]
25
Eugeniy Paltsev346f16d2018-01-16 21:52:25 +030026 mov r5, 1
27 sr r5, [ARC_AUX_IC_IVIC]
28 ; As per ARC HS databook (see chapter 5.3.3.2)
29 ; it is required to add 3 NOPs after each write to IC_IVIC.
30 nop
31 nop
32 nop
33
Alexey Brodkin9f916ee2015-05-18 16:56:26 +0300341:
35 ; Disable/enable D-cache according to configuration
36 lr r5, [ARC_BCR_DC_BUILD]
37 breq r5, 0, 1f ; D$ doesn't exist
38 lr r5, [ARC_AUX_DC_CTRL]
39 bclr r5, r5, 6 ; Invalidate (discard w/o wback)
40#ifndef CONFIG_SYS_DCACHE_OFF
41 bclr r5, r5, 0 ; Enable (+Inv)
42#else
43 bset r5, r5, 0 ; Disable (+Inv)
44#endif
45 sr r5, [ARC_AUX_DC_CTRL]
Igor Guryanov4fec6aa2014-12-24 17:17:11 +030046
Eugeniy Paltsev346f16d2018-01-16 21:52:25 +030047 mov r5, 1
48 sr r5, [ARC_AUX_DC_IVDC]
49
50
Alexey Brodkin9f916ee2015-05-18 16:56:26 +0300511:
Alexey Brodkin275583e2015-03-30 13:36:04 +030052#ifdef CONFIG_ISA_ARCV2
Alexey Brodkin9f916ee2015-05-18 16:56:26 +030053 ; Disable System-Level Cache (SLC)
54 lr r5, [ARC_BCR_SLC]
55 breq r5, 0, 1f ; SLC doesn't exist
56 lr r5, [ARC_AUX_SLC_CTRL]
57 bclr r5, r5, 6 ; Invalidate (discard w/o wback)
58 bclr r5, r5, 0 ; Enable (+Inv)
59 sr r5, [ARC_AUX_SLC_CTRL]
60
611:
Alexey Brodkin275583e2015-03-30 13:36:04 +030062#endif
Alexey Brodkin9f916ee2015-05-18 16:56:26 +030063
Albert ARIBAUD6cb4c462015-11-25 17:56:32 +010064 /* Establish C runtime stack and frame */
Alexey Brodkin9f916ee2015-05-18 16:56:26 +030065 mov %sp, CONFIG_SYS_INIT_SP_ADDR
66 mov %fp, %sp
Igor Guryanov4fec6aa2014-12-24 17:17:11 +030067
Albert ARIBAUD6cb4c462015-11-25 17:56:32 +010068 /* Allocate reserved area from current top of stack */
Alexey Brodkin7f188f22015-02-25 18:10:18 +030069 mov %r0, %sp
Albert ARIBAUD6cb4c462015-11-25 17:56:32 +010070 bl board_init_f_alloc_reserve
71 /* Set stack below reserved area, adjust frame pointer accordingly */
Alexey Brodkin7f188f22015-02-25 18:10:18 +030072 mov %sp, %r0
73 mov %fp, %sp
74
Albert ARIBAUD6cb4c462015-11-25 17:56:32 +010075 /* Initialize reserved area - note: r0 already contains address */
76 bl board_init_f_init_reserve
77
Eugeniy Paltsev14e1dd62018-05-03 15:01:58 +030078#ifdef CONFIG_DEBUG_UART
79 /* Earliest point to set up early debug uart */
80 bl debug_uart_init
81#endif
82
Igor Guryanov4fec6aa2014-12-24 17:17:11 +030083 /* Zero the one and only argument of "board_init_f" */
84 mov_s %r0, 0
Alexey Brodkinc157ab92015-12-16 19:24:10 +030085 bl board_init_f
86
87 /* We only get here if relocation is disabled by GD_FLG_SKIP_RELOC */
88 /* Make sure we don't lose GD overwritten by zero new GD */
89 mov %r0, %r25
90 mov %r1, 0
91 bl board_init_r
Alexey Brodkin7a5f30d2015-02-19 18:40:58 +030092ENDPROC(_start)
Igor Guryanov4fec6aa2014-12-24 17:17:11 +030093
Alexey Brodkin3a59d912014-02-04 12:56:14 +040094/*
Alexey Brodkin913e9f02015-02-24 19:40:36 +030095 * void board_init_f_r_trampoline(stack-pointer address)
Alexey Brodkin3a59d912014-02-04 12:56:14 +040096 *
97 * This "function" does not return, instead it continues in RAM
98 * after relocating the monitor code.
99 *
Alexey Brodkin913e9f02015-02-24 19:40:36 +0300100 * r0 = new stack-pointer
Alexey Brodkin3a59d912014-02-04 12:56:14 +0400101 */
Alexey Brodkin913e9f02015-02-24 19:40:36 +0300102ENTRY(board_init_f_r_trampoline)
103 /* Set up the stack- and frame-pointers */
104 mov %sp, %r0
Alexey Brodkin3a59d912014-02-04 12:56:14 +0400105 mov %fp, %sp
106
Alexey Brodkin913e9f02015-02-24 19:40:36 +0300107 /* Update position of intterupt vector table */
108 lr %r0, [ARC_AUX_INTR_VEC_BASE]
109 ld %r1, [%r25, GD_RELOC_OFF]
110 add %r0, %r0, %r1
111 sr %r0, [ARC_AUX_INTR_VEC_BASE]
Alexey Brodkin3a59d912014-02-04 12:56:14 +0400112
Alexey Brodkin913e9f02015-02-24 19:40:36 +0300113 /* Re-enter U-Boot by calling board_init_f_r */
114 j board_init_f_r
115ENDPROC(board_init_f_r_trampoline)