blob: bf84f76344047df96af0e9e474d76b3aed4c3634 [file] [log] [blame]
developera37ad462018-11-15 10:07:50 +08001/*
2 * Copyright (C) 2018 MediaTek Inc.
3 * Author: Ryder Lee <ryder.lee@mediatek.com>
4 *
5 * SPDX-License-Identifier: (GPL-2.0 OR MIT)
6 */
7
8/dts-v1/;
9#include "mt7629.dtsi"
developerc69976c2020-01-10 16:30:34 +080010#include "mt7629-rfb-u-boot.dtsi"
developera37ad462018-11-15 10:07:50 +080011
12/ {
13 model = "MediaTek MT7629 RFB";
14 compatible = "mediatek,mt7629-rfb", "mediatek,mt7629";
15
16 aliases {
developer68743392019-07-22 10:35:10 +080017 spi0 = &snfi;
developera37ad462018-11-15 10:07:50 +080018 };
19
20 chosen {
21 stdout-path = &uart0;
developera37ad462018-11-15 10:07:50 +080022 };
23};
24
developere43f3c72018-12-20 16:12:55 +080025&eth {
26 status = "okay";
27 mediatek,gmac-id = <1>;
28 phy-mode = "gmii";
29 phy-handle = <&phy0>;
30
31 phy0: ethernet-phy@0 {
32 reg = <0>;
33 };
34};
35
developera37ad462018-11-15 10:07:50 +080036&pinctrl {
developer68743392019-07-22 10:35:10 +080037 snfi_pins: snfi-pins {
developera37ad462018-11-15 10:07:50 +080038 mux {
39 function = "flash";
developer68743392019-07-22 10:35:10 +080040 groups = "snfi";
41 };
42 };
43
44 snor_pins: snor-pins {
45 mux {
46 function = "flash";
developera37ad462018-11-15 10:07:50 +080047 groups = "spi_nor";
48 };
49 };
50
51 uart0_pins: uart0-default {
52 mux {
53 function = "uart";
54 groups = "uart0_txd_rxd";
55 };
56 };
57
58 watchdog_pins: watchdog-default {
59 mux {
60 function = "watchdog";
61 groups = "watchdog";
62 };
63 };
64};
65
developer68743392019-07-22 10:35:10 +080066&snfi {
67 pinctrl-names = "default", "snfi";
68 pinctrl-0 = <&snor_pins>;
69 pinctrl-1 = <&snfi_pins>;
developera37ad462018-11-15 10:07:50 +080070 status = "okay";
71
72 spi-flash@0{
Neil Armstronga009fa72019-02-10 10:16:20 +000073 compatible = "jedec,spi-nor";
developera37ad462018-11-15 10:07:50 +080074 reg = <0>;
75 u-boot,dm-pre-reloc;
76 };
77};
78
79&uart0 {
80 pinctrl-names = "default";
81 pinctrl-0 = <&uart0_pins>;
82 status = "okay";
83};
84
developerfeaa8822020-05-02 11:35:19 +020085&xhci {
86 status = "okay";
87};
88
89&u3phy {
90 status = "okay";
91};
92
developera37ad462018-11-15 10:07:50 +080093&watchdog {
94 pinctrl-names = "default";
95 pinctrl-0 = <&watchdog_pins>;
96 status = "okay";
97};