Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 504384e23f22fcb11641868e58935ba2b1034566 / . / configs / MPC8349EMDS_defconfig
blob: df9c9d3a4010085c772845326ac21b39f56d0f78 [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xFE000000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]3CONFIG_ENV_SIZE=0x2000
4CONFIG_ENV_SECT_SIZE=0x20000
Tom Rinie065fb12021-08-28 21:34:49 -0400[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x40000
Mario Sixd10f3182019-01-21 09:17:53 +0100[diff] [blame]6CONFIG_SYS_CLK_FREQ=66000000
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]7CONFIG_MPC83xx=y
Mario Six4a50e562019-01-21 09:17:56 +0100[diff] [blame]8CONFIG_HIGH_BATS=y
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]9CONFIG_TARGET_MPC8349EMDS=y
Mario Six94867102019-01-21 09:17:54 +0100[diff] [blame]10CONFIG_DDR_MC_CLOCK_MODE_1_1=y
11CONFIG_SYSTEM_PLL_FACTOR_4_1=y
12CONFIG_CORE_PLL_RATIO_2_1=y
13CONFIG_PCI_HOST_MODE_ENABLE=y
14CONFIG_PCI_INT_ARBITER1_ENABLE=y
15CONFIG_PCI_INT_ARBITER2_ENABLE=y
16CONFIG_BOOT_MEMORY_SPACE_LOW=y
17CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
18CONFIG_TSEC1_MODE_GMII=y
19CONFIG_TSEC2_MODE_GMII=y
Mario Sixa861ea62019-01-21 09:17:57 +0100[diff] [blame]20CONFIG_BAT0=y
21CONFIG_BAT0_NAME="SDRAM"
22CONFIG_BAT0_BASE=0x00000000
23CONFIG_BAT0_LENGTH_256_MBYTES=y
24CONFIG_BAT0_ACCESS_RW=y
25CONFIG_BAT0_ICACHE_MEMORYCOHERENCE=y
26CONFIG_BAT0_DCACHE_MEMORYCOHERENCE=y
27CONFIG_BAT0_USER_MODE_VALID=y
28CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
29CONFIG_BAT5=y
30CONFIG_BAT5_NAME="IMMR"
31CONFIG_BAT5_BASE=0xE0000000
32CONFIG_BAT5_LENGTH_256_MBYTES=y
33CONFIG_BAT5_ACCESS_RW=y
34CONFIG_BAT5_ICACHE_INHIBITED=y
35CONFIG_BAT5_ICACHE_GUARDED=y
36CONFIG_BAT5_DCACHE_INHIBITED=y
37CONFIG_BAT5_DCACHE_GUARDED=y
38CONFIG_BAT5_USER_MODE_VALID=y
39CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
40CONFIG_BAT6=y
41CONFIG_BAT6_NAME="STACK_IN_DCACHE"
42CONFIG_BAT6_BASE=0xF0000000
43CONFIG_BAT6_LENGTH_256_MBYTES=y
44CONFIG_BAT6_ACCESS_RW=y
45CONFIG_BAT6_ICACHE_MEMORYCOHERENCE=y
46CONFIG_BAT6_ICACHE_GUARDED=y
47CONFIG_BAT6_DCACHE_MEMORYCOHERENCE=y
48CONFIG_BAT6_DCACHE_GUARDED=y
49CONFIG_BAT6_USER_MODE_VALID=y
50CONFIG_BAT6_SUPERVISOR_MODE_VALID=y
Mario Sixb47839c2019-01-21 09:17:58 +0100[diff] [blame]51CONFIG_LBLAW0=y
52CONFIG_LBLAW0_BASE=0xFE000000
53CONFIG_LBLAW0_NAME="FLASH"
54CONFIG_LBLAW0_LENGTH_32_MBYTES=y
55CONFIG_LBLAW1=y
56CONFIG_LBLAW1_BASE=0xE2400000
57CONFIG_LBLAW1_NAME="BCSR"
58CONFIG_LBLAW1_LENGTH_32_KBYTES=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]59CONFIG_ELBC_BR0_OR0=y
60CONFIG_BR0_OR0_NAME="FLASH"
61CONFIG_BR0_OR0_BASE=0xFE000000
62CONFIG_BR0_PORTSIZE_16BIT=y
63CONFIG_OR0_AM_32_MBYTES=y
64CONFIG_OR0_XAM_SET=y
65CONFIG_OR0_SCY_15=y
66CONFIG_OR0_CSNT_EARLIER=y
67CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
68CONFIG_OR0_XACS_EXTENDED=y
69CONFIG_OR0_TRLX_RELAXED=y
70CONFIG_OR0_EHTR_8_CYCLE=y
71CONFIG_OR0_EAD_EXTRA=y
72CONFIG_ELBC_BR1_OR1=y
73CONFIG_BR1_OR1_NAME="BCSR"
74CONFIG_BR1_OR1_BASE=0xE2400000
75CONFIG_OR1_XAM_SET=y
76CONFIG_OR1_SCY_15=y
77CONFIG_OR1_CSNT_EARLIER=y
Mario Six8b2141c2019-01-21 09:18:09 +0100[diff] [blame]78CONFIG_HID0_FINAL_EMCP=y
79CONFIG_HID0_FINAL_ICE=y
80CONFIG_HID2_HBE=y
Mario Sixaa502542019-01-21 09:18:12 +0100[diff] [blame]81CONFIG_ACR_PIPE_DEP_4=y
82CONFIG_ACR_RPTCNT_4=y
Mario Sixf62074e2019-01-21 09:18:13 +0100[diff] [blame]83CONFIG_SPCR_TSEC1EP_3=y
84CONFIG_SPCR_TSEC2EP_3=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]85CONFIG_LCRR_DBYP_PLL_BYPASSED=y
86CONFIG_LCRR_CLKDIV_4=y
Mario Six258312f2019-01-21 09:17:51 +0100[diff] [blame]87CONFIG_PCI_ONE_PCI1=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]88CONFIG_OF_BOARD_SETUP=y
89CONFIG_OF_STDOUT_VIA_ALIAS=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]90CONFIG_BOOTDELAY=6
Simon Glass4be229d2019-07-20 20:51:14 -0600[diff] [blame]91CONFIG_USE_PREBOOT=y
92CONFIG_PREBOOT="echo;echo Type \"run flash_nfs\" to mount root filesystem over NFS;echo"
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]93CONFIG_HUSH_PARSER=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]94CONFIG_CMD_IMLS=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]95CONFIG_CMD_I2C=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]96# CONFIG_CMD_SETEXPR is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]97CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]98CONFIG_CMD_PING=y
Chris Packham3e257df2017-04-29 15:20:28 +1200[diff] [blame]99CONFIG_CMD_DATE=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]100CONFIG_ENV_OVERWRITE=y
Tom Rini4bb26a42019-11-10 11:28:03 -0500[diff] [blame]101CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]102CONFIG_ENV_ADDR=0xFE080000
103CONFIG_ENV_ADDR_REDUND=0xFE0A0000
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]104CONFIG_DDR_ECC=y
105CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]106CONFIG_SYS_I2C_LEGACY=y
Tom Rinibe94c762021-08-18 23:12:35 -0400[diff] [blame]107CONFIG_SYS_I2C_FSL=y
108CONFIG_SYS_FSL_I2C_OFFSET=0x3000
109CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
110CONFIG_SYS_FSL_I2C2_OFFSET=0x3100
111CONFIG_SYS_I2C_SLAVE=0x7F
112CONFIG_SYS_I2C_SPEED=400000
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]113# CONFIG_MMC is not set
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]114CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]115CONFIG_FLASH_CFI_DRIVER=y
116CONFIG_SYS_FLASH_PROTECTION=y
117CONFIG_SYS_FLASH_CFI=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]118CONFIG_PHY_ATHEROS=y
119CONFIG_PHY_BROADCOM=y
120CONFIG_PHY_DAVICOM=y
121CONFIG_PHY_LXT=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]122CONFIG_PHY_MARVELL=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]123CONFIG_PHY_NATSEMI=y
124CONFIG_PHY_REALTEK=y
125CONFIG_PHY_SMSC=y
126CONFIG_PHY_VITESSE=y
Mario Sixda4fc932018-03-28 14:38:18 +0200[diff] [blame]127CONFIG_TSEC_ENET=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]128CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]129CONFIG_SPI=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]130CONFIG_OF_LIBFDT=y