Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a861ea61398c098edd86f5884d780764c2f80a6a / . / configs / MPC8349EMDS_defconfig
blob: 4018d81825669dee9aaf6085838884217821e940 [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xFE000000
Mario Sixd10f3182019-01-21 09:17:53 +0100[diff] [blame]3CONFIG_SYS_CLK_FREQ=66000000
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]4CONFIG_MPC83xx=y
Mario Six4a50e562019-01-21 09:17:56 +0100[diff] [blame]5CONFIG_HIGH_BATS=y
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]6CONFIG_TARGET_MPC8349EMDS=y
Mario Six94867102019-01-21 09:17:54 +0100[diff] [blame]7CONFIG_DDR_MC_CLOCK_MODE_1_1=y
8CONFIG_SYSTEM_PLL_FACTOR_4_1=y
9CONFIG_CORE_PLL_RATIO_2_1=y
10CONFIG_PCI_HOST_MODE_ENABLE=y
11CONFIG_PCI_INT_ARBITER1_ENABLE=y
12CONFIG_PCI_INT_ARBITER2_ENABLE=y
13CONFIG_BOOT_MEMORY_SPACE_LOW=y
14CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
15CONFIG_TSEC1_MODE_GMII=y
16CONFIG_TSEC2_MODE_GMII=y
Mario Sixa861ea62019-01-21 09:17:57 +0100[diff] [blame^]17CONFIG_BAT0=y
18CONFIG_BAT0_NAME="SDRAM"
19CONFIG_BAT0_BASE=0x00000000
20CONFIG_BAT0_LENGTH_256_MBYTES=y
21CONFIG_BAT0_ACCESS_RW=y
22CONFIG_BAT0_ICACHE_MEMORYCOHERENCE=y
23CONFIG_BAT0_DCACHE_MEMORYCOHERENCE=y
24CONFIG_BAT0_USER_MODE_VALID=y
25CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
26CONFIG_BAT5=y
27CONFIG_BAT5_NAME="IMMR"
28CONFIG_BAT5_BASE=0xE0000000
29CONFIG_BAT5_LENGTH_256_MBYTES=y
30CONFIG_BAT5_ACCESS_RW=y
31CONFIG_BAT5_ICACHE_INHIBITED=y
32CONFIG_BAT5_ICACHE_GUARDED=y
33CONFIG_BAT5_DCACHE_INHIBITED=y
34CONFIG_BAT5_DCACHE_GUARDED=y
35CONFIG_BAT5_USER_MODE_VALID=y
36CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
37CONFIG_BAT6=y
38CONFIG_BAT6_NAME="STACK_IN_DCACHE"
39CONFIG_BAT6_BASE=0xF0000000
40CONFIG_BAT6_LENGTH_256_MBYTES=y
41CONFIG_BAT6_ACCESS_RW=y
42CONFIG_BAT6_ICACHE_MEMORYCOHERENCE=y
43CONFIG_BAT6_ICACHE_GUARDED=y
44CONFIG_BAT6_DCACHE_MEMORYCOHERENCE=y
45CONFIG_BAT6_DCACHE_GUARDED=y
46CONFIG_BAT6_USER_MODE_VALID=y
47CONFIG_BAT6_SUPERVISOR_MODE_VALID=y
Mario Six258312f2019-01-21 09:17:51 +0100[diff] [blame]48CONFIG_PCI_ONE_PCI1=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]49CONFIG_OF_BOARD_SETUP=y
50CONFIG_OF_STDOUT_VIA_ALIAS=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]51CONFIG_BOOTDELAY=6
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]52CONFIG_HUSH_PARSER=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]53CONFIG_CMD_IMLS=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]54CONFIG_CMD_I2C=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]55# CONFIG_CMD_SETEXPR is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]56CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]57CONFIG_CMD_PING=y
Chris Packham3e257df2017-04-29 15:20:28 +1200[diff] [blame]58CONFIG_CMD_DATE=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]59# CONFIG_MMC is not set
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]60CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]61CONFIG_FLASH_CFI_DRIVER=y
62CONFIG_SYS_FLASH_PROTECTION=y
63CONFIG_SYS_FLASH_CFI=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]64CONFIG_PHY_MARVELL=y
Mario Sixda4fc932018-03-28 14:38:18 +0200[diff] [blame]65CONFIG_TSEC_ENET=y
Tom Rinif48e0252016-10-26 17:15:37 -0400[diff] [blame]66# CONFIG_PCI is not set
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]67CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]68CONFIG_SPI=y
Tuomas Tynkkynend3318912018-02-07 02:42:20 +0200[diff] [blame]69CONFIG_MPC8XXX_SPI=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]70CONFIG_OF_LIBFDT=y