blob: 3ca00497eda2701415348b0710f541d85e464938 [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001/*
wdenk8d5d28a2005-04-02 22:37:54 +00002 * (C) Copyright 2002-2005
wdenkc6097192002-11-03 00:24:07 +00003 * Gary Jennejohn <gj@denx.de>
4 *
5 * Configuation settings for the TRAB board.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
wdenk236d3fc2003-12-20 22:45:10 +000029/*
30 * Default configuration is with 8 MB Flash, 32 MB RAM
31 */
32#if (!defined(CONFIG_FLASH_8MB)) && (!defined(CONFIG_FLASH_16MB))
33# define CONFIG_FLASH_8MB /* 8 MB Flash */
34#endif
35#if (!defined(CONFIG_RAM_16MB)) && (!defined(CONFIG_RAM_32MB))
36# define CONFIG_RAM_32MB /* 32 MB SDRAM */
wdenkb6b2f0e2003-09-17 22:48:07 +000037#endif
38
wdenkc6097192002-11-03 00:24:07 +000039/*
wdenkc6097192002-11-03 00:24:07 +000040 * High Level Configuration Options
41 * (easy to change)
42 */
43#define CONFIG_ARM920T 1 /* This is an arm920t CPU */
wdenkca9bc762003-07-15 07:45:49 +000044#define CONFIG_S3C2400 1 /* in a SAMSUNG S3C2400 SoC */
45#define CONFIG_TRAB 1 /* on a TRAB Board */
46#undef CONFIG_TRAB_50MHZ /* run the CPU at 50 MHz */
wdenkde887eb2003-09-10 18:20:28 +000047#define LITTLEENDIAN 1 /* used by usb_ohci.c */
wdenkc6097192002-11-03 00:24:07 +000048
wdenkf6a6ac12003-09-17 15:10:32 +000049/* automatic software updates (see board/trab/auto_update.c) */
50#define CONFIG_AUTO_UPDATE 1
51
wdenkc6097192002-11-03 00:24:07 +000052/* input clock of PLL */
wdenk1272e232002-11-10 22:06:23 +000053#define CONFIG_SYS_CLK_FREQ 12000000 /* TRAB has 12 MHz input clock */
wdenkc6097192002-11-03 00:24:07 +000054
55#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
56
57#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
58#define CONFIG_SETUP_MEMORY_TAGS 1
59#define CONFIG_INITRD_TAG 1
60
wdenk808532a2003-10-10 10:05:42 +000061#define CFG_DEVICE_NULLDEV 1 /* enble null device */
62#define CONFIG_SILENT_CONSOLE 1 /* enable silent startup */
wdenkca9bc762003-07-15 07:45:49 +000063
wdenk55618472003-10-28 09:14:21 +000064#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
65
wdenkca9bc762003-07-15 07:45:49 +000066/***********************************************************
67 * I2C stuff:
68 * the TRAB is equipped with an ATMEL 24C04 EEPROM at
69 * address 0x54 with 8bit addressing
70 ***********************************************************/
71#define CONFIG_HARD_I2C /* I2C with hardware support */
72#define CFG_I2C_SPEED 100000 /* I2C speed */
73#define CFG_I2C_SLAVE 0x7F /* I2C slave addr */
74
75#define CFG_I2C_EEPROM_ADDR 0x54 /* EEPROM address */
76#define CFG_I2C_EEPROM_ADDR_LEN 1 /* 1 address byte */
77
78#define CFG_I2C_EEPROM_ADDR_OVERFLOW 0x01
79#define CFG_EEPROM_PAGE_WRITE_BITS 3 /* 8 bytes page write mode on 24C04 */
80#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10
81
wdenkde887eb2003-09-10 18:20:28 +000082/* USB stuff */
83#define CONFIG_USB_OHCI 1
84#define CONFIG_USB_STORAGE 1
85#define CONFIG_DOS_PARTITION 1
86
wdenkc6097192002-11-03 00:24:07 +000087/*
88 * Size of malloc() pool
89 */
wdenk699b13a2002-11-03 18:03:52 +000090#define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
wdenkc0aa5c52003-12-06 19:49:23 +000091#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
wdenkc6097192002-11-03 00:24:07 +000092
93/*
94 * Hardware drivers
95 */
96#define CONFIG_DRIVER_CS8900 1 /* we have a CS8900 on-board */
97#define CS8900_BASE 0x07000300 /* agrees with WIN CE PA */
98#define CS8900_BUS16 1 /* the Linux driver does accesses as shorts */
99
wdenkca9bc762003-07-15 07:45:49 +0000100#define CONFIG_DRIVER_S3C24X0_I2C 1 /* we use the buildin I2C controller */
101
wdenkc6097192002-11-03 00:24:07 +0000102#define CONFIG_VFD 1 /* VFD linear frame buffer driver */
103#define VFD_TEST_LOGO 1 /* output a test logo to the VFDs */
104
105/*
106 * select serial console configuration
107 */
wdenkca9bc762003-07-15 07:45:49 +0000108#define CONFIG_SERIAL1 1 /* we use SERIAL 1 on TRAB */
wdenkc6097192002-11-03 00:24:07 +0000109
110#define CONFIG_HWFLOW /* include RTS/CTS flow control support */
111
112#define CONFIG_MODEM_SUPPORT 1 /* enable modem initialization stuff */
113
114#define CONFIG_MODEM_KEY_MAGIC "23" /* hold down these keys to enable modem */
115
116/*
117 * The following enables modem debugging stuff. The dbg() and
118 * 'char screen[1024]' are used for debug printfs. Unfortunately,
119 * it is usable only from BDI
120 */
121#undef CONFIG_MODEM_SUPPORT_DEBUG
122
123/* allow to overwrite serial and ethaddr */
124#define CONFIG_ENV_OVERWRITE
125
126#define CONFIG_BAUDRATE 115200
127
128#define CONFIG_TIMESTAMP 1 /* Print timestamp info for images */
129
wdenk7539dea2003-06-19 23:01:32 +0000130/* Use s3c2400's RTC */
131#define CONFIG_RTC_S3C24X0 1
132
wdenkc6097192002-11-03 00:24:07 +0000133#ifdef CONFIG_HWFLOW
134#define CONFIG_COMMANDS_ADD_HWFLOW CFG_CMD_HWFLOW
135#else
136#define CONFIG_COMMANDS_ADD_HWFLOW 0
137#endif
138
139#ifdef CONFIG_VFD
140#define CONFIG_COMMANDS_ADD_VFD CFG_CMD_VFD
141#else
142#define CONFIG_COMMANDS_ADD_VFD 0
143#endif
144
wdenkca9bc762003-07-15 07:45:49 +0000145#ifdef CONFIG_DRIVER_S3C24X0_I2C
146#define CONFIG_COMMANDS_ADD_EEPROM CFG_CMD_EEPROM
147#define CONFIG_COMMANDS_I2C CFG_CMD_I2C
148#else
149#define CONFIG_COMMANDS_ADD_EEPROM 0
150#define CONFIG_COMMANDS_I2C 0
151#endif
152
wdenkc6097192002-11-03 00:24:07 +0000153#ifndef USE_920T_MMU
wdenk8d5d28a2005-04-02 22:37:54 +0000154#define CONFIG_COMMANDS ((CONFIG_CMD_DFL & ~CFG_CMD_CACHE) | \
155 CONFIG_COMMANDS_ADD_HWFLOW | \
156 CONFIG_COMMANDS_ADD_VFD | \
157 CONFIG_COMMANDS_ADD_EEPROM | \
158 CONFIG_COMMANDS_I2C | \
159 CFG_CMD_BSP | \
160 CFG_CMD_DATE | \
161 CFG_CMD_DHCP | \
162 CFG_CMD_USB | \
163 CFG_CMD_FAT | \
164 CFG_CMD_NFS | \
165 CFG_CMD_SNTP )
wdenkc6097192002-11-03 00:24:07 +0000166#else
wdenk8d5d28a2005-04-02 22:37:54 +0000167#define CONFIG_COMMANDS (CONFIG_CMD_DFL | \
168 CONFIG_COMMANDS_ADD_HWFLOW | \
169 CONFIG_COMMANDS_ADD_VFD | \
170 CONFIG_COMMANDS_ADD_EEPROM | \
171 CONFIG_COMMANDS_I2C | \
172 CFG_CMD_BSP | \
173 CFG_CMD_DATE | \
174 CFG_CMD_DHCP | \
175 CFG_CMD_USB | \
176 CFG_CMD_FAT | \
177 CFG_CMD_NFS | \
178 CFG_CMD_SNTP )
wdenkc6097192002-11-03 00:24:07 +0000179#endif
180
wdenkde887eb2003-09-10 18:20:28 +0000181/* moved up */
182#define CFG_HUSH_PARSER 1 /* use "hush" command parser */
183
wdenkc6097192002-11-03 00:24:07 +0000184/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
185#include <cmd_confdefs.h>
186
wdenkc6097192002-11-03 00:24:07 +0000187#define CONFIG_BOOTDELAY 5
wdenk6bd7b5d2003-05-21 20:26:20 +0000188#define CONFIG_ZERO_BOOTDELAY_CHECK /* allow to break in always */
wdenkc6097192002-11-03 00:24:07 +0000189#define CONFIG_PREBOOT "echo;echo *** booting ***;echo"
wdenkca9bc762003-07-15 07:45:49 +0000190#define CONFIG_BOOTARGS "console=ttyS0"
191#define CONFIG_NETMASK 255.255.0.0
wdenk4fc95692003-02-28 00:49:47 +0000192#define CONFIG_IPADDR 192.168.3.68
wdenk4a5c8a72003-03-06 00:02:04 +0000193#define CONFIG_HOSTNAME trab
wdenkc6097192002-11-03 00:24:07 +0000194#define CONFIG_SERVERIP 192.168.3.1
wdenk61970fd2003-10-09 13:16:55 +0000195#define CONFIG_BOOTCOMMAND "burn_in"
wdenkcc1e2562003-03-06 13:39:27 +0000196
wdenkb6b2f0e2003-09-17 22:48:07 +0000197#ifndef CONFIG_FLASH_8MB /* current config: 16 MB flash */
wdenkde887eb2003-09-10 18:20:28 +0000198#ifdef CFG_HUSH_PARSER
wdenkc6097192002-11-03 00:24:07 +0000199#define CONFIG_EXTRA_ENV_SETTINGS \
200 "nfs_args=setenv bootargs root=/dev/nfs rw " \
wdenkde887eb2003-09-10 18:20:28 +0000201 "nfsroot=$serverip:$rootpath\0" \
202 "rootpath=/opt/eldk/arm_920TDI\0" \
203 "ram_args=setenv bootargs root=/dev/ram rw\0" \
204 "add_net=setenv bootargs $bootargs ethaddr=$ethaddr " \
205 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname::off\0" \
206 "add_misc=setenv bootargs $bootargs console=ttyS0 panic=1\0" \
wdenkf6a6ac12003-09-17 15:10:32 +0000207 "u-boot=/tftpboot/TRAB/u-boot.bin\0" \
208 "load=tftp C100000 ${u-boot}\0" \
209 "update=protect off 0 5FFFF;era 0 5FFFF;" \
210 "cp.b C100000 0 $filesize\0" \
wdenkde887eb2003-09-10 18:20:28 +0000211 "loadfile=/tftpboot/TRAB/uImage\0" \
212 "loadaddr=c400000\0" \
213 "net_load=tftpboot $loadaddr $loadfile\0" \
214 "net_nfs=run net_load nfs_args add_net add_misc;bootm\0" \
wdenk6fcda222003-10-22 09:00:28 +0000215 "kernel_addr=00060000\0" \
wdenkde887eb2003-09-10 18:20:28 +0000216 "flash_nfs=run nfs_args add_net add_misc;bootm $kernel_addr\0" \
217 "mdm_init1=ATZ\0" \
218 "mdm_init2=ATS0=1\0" \
219 "mdm_flow_control=rts/cts\0"
220#else /* !CFG_HUSH_PARSER */
221#define CONFIG_EXTRA_ENV_SETTINGS \
222 "nfs_args=setenv bootargs root=/dev/nfs rw " \
wdenkc6097192002-11-03 00:24:07 +0000223 "nfsroot=$(serverip):$(rootpath)\0" \
224 "rootpath=/opt/eldk/arm_920TDI\0" \
225 "ram_args=setenv bootargs root=/dev/ram rw\0" \
226 "add_net=setenv bootargs $(bootargs) ethaddr=$(ethaddr) " \
227 "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask):$(hostname)::off\0" \
228 "add_misc=setenv bootargs $(bootargs) console=ttyS0 panic=1\0" \
wdenkf6a6ac12003-09-17 15:10:32 +0000229 "u-boot=/tftpboot/TRAB/u-boot.bin\0" \
230 "load=tftp C100000 $(u-boot)\0" \
231 "update=protect off 0 5FFFF;era 0 5FFFF;" \
232 "cp.b C100000 0 $(filesize)\0" \
wdenkcc1e2562003-03-06 13:39:27 +0000233 "loadfile=/tftpboot/TRAB/uImage\0" \
wdenkc6097192002-11-03 00:24:07 +0000234 "loadaddr=c400000\0" \
235 "net_load=tftpboot $(loadaddr) $(loadfile)\0" \
236 "net_nfs=run net_load nfs_args add_net add_misc;bootm\0" \
wdenkf6a6ac12003-09-17 15:10:32 +0000237 "kernel_addr=000C0000\0" \
wdenkc6097192002-11-03 00:24:07 +0000238 "flash_nfs=run nfs_args add_net add_misc;bootm $(kernel_addr)\0" \
239 "mdm_init1=ATZ\0" \
240 "mdm_init2=ATS0=1\0" \
241 "mdm_flow_control=rts/cts\0"
wdenkf6a6ac12003-09-17 15:10:32 +0000242#endif /* CFG_HUSH_PARSER */
wdenkb6b2f0e2003-09-17 22:48:07 +0000243#else /* CONFIG_FLASH_8MB => 8 MB flash */
wdenkde887eb2003-09-10 18:20:28 +0000244#ifdef CFG_HUSH_PARSER
245#define CONFIG_EXTRA_ENV_SETTINGS \
246 "nfs_args=setenv bootargs root=/dev/nfs rw " \
247 "nfsroot=$serverip:$rootpath\0" \
248 "rootpath=/opt/eldk/arm_920TDI\0" \
249 "ram_args=setenv bootargs root=/dev/ram rw\0" \
250 "add_net=setenv bootargs $bootargs ethaddr=$ethaddr " \
251 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname::off\0" \
252 "add_misc=setenv bootargs $bootargs console=ttyS0 panic=1\0" \
wdenkc12081a2004-03-23 20:18:25 +0000253 "u-boot=/tftpboot/TRAB/u-boot.bin\0" \
wdenkf6a6ac12003-09-17 15:10:32 +0000254 "load=tftp C100000 ${u-boot}\0" \
255 "update=protect off 0 3FFFF;era 0 3FFFF;" \
256 "cp.b C100000 0 $filesize;" \
257 "setenv filesize;saveenv\0" \
wdenkde887eb2003-09-10 18:20:28 +0000258 "loadfile=/tftpboot/TRAB/uImage\0" \
wdenkf6a6ac12003-09-17 15:10:32 +0000259 "loadaddr=C400000\0" \
wdenkde887eb2003-09-10 18:20:28 +0000260 "net_load=tftpboot $loadaddr $loadfile\0" \
261 "net_nfs=run net_load nfs_args add_net add_misc;bootm\0" \
wdenkf6a6ac12003-09-17 15:10:32 +0000262 "kernel_addr=000C0000\0" \
wdenkde887eb2003-09-10 18:20:28 +0000263 "flash_nfs=run nfs_args add_net add_misc;bootm $kernel_addr\0" \
264 "mdm_init1=ATZ\0" \
265 "mdm_init2=ATS0=1\0" \
266 "mdm_flow_control=rts/cts\0"
267#else /* !CFG_HUSH_PARSER */
wdenkcc1e2562003-03-06 13:39:27 +0000268#define CONFIG_EXTRA_ENV_SETTINGS \
269 "nfs_args=setenv bootargs root=/dev/nfs rw " \
270 "nfsroot=$(serverip):$(rootpath)\0" \
271 "rootpath=/opt/eldk/arm_920TDI\0" \
272 "ram_args=setenv bootargs root=/dev/ram rw\0" \
273 "add_net=setenv bootargs $(bootargs) ethaddr=$(ethaddr) " \
274 "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask):$(hostname)::off\0" \
275 "add_misc=setenv bootargs $(bootargs) console=ttyS0 panic=1\0" \
wdenkc12081a2004-03-23 20:18:25 +0000276 "u-boot=/tftpboot/TRAB/u-boot.bin\0" \
wdenkf6a6ac12003-09-17 15:10:32 +0000277 "load=tftp C100000 $(u-boot)\0" \
278 "update=protect off 0 3FFFF;era 0 3FFFF;" \
279 "cp.b C100000 0 $(filesize);" \
280 "setenv filesize;saveenv\0" \
wdenkcc1e2562003-03-06 13:39:27 +0000281 "loadfile=/tftpboot/TRAB/uImage\0" \
wdenkf6a6ac12003-09-17 15:10:32 +0000282 "loadaddr=C400000\0" \
wdenkcc1e2562003-03-06 13:39:27 +0000283 "net_load=tftpboot $(loadaddr) $(loadfile)\0" \
284 "net_nfs=run net_load nfs_args add_net add_misc;bootm\0" \
wdenkf6a6ac12003-09-17 15:10:32 +0000285 "kernel_addr=000C0000\0" \
wdenkcc1e2562003-03-06 13:39:27 +0000286 "flash_nfs=run nfs_args add_net add_misc;bootm $(kernel_addr)\0" \
287 "mdm_init1=ATZ\0" \
288 "mdm_init2=ATS0=1\0" \
289 "mdm_flow_control=rts/cts\0"
wdenkde887eb2003-09-10 18:20:28 +0000290#endif /* CFG_HUSH_PARSER */
wdenkb6b2f0e2003-09-17 22:48:07 +0000291#endif /* CONFIG_FLASH_8MB */
wdenkc6097192002-11-03 00:24:07 +0000292
wdenk99408ba2005-02-24 22:44:16 +0000293#if 1 /* feel free to disable for development */
wdenkc6097192002-11-03 00:24:07 +0000294#define CONFIG_AUTOBOOT_KEYED /* Enable password protection */
295#define CONFIG_AUTOBOOT_PROMPT "\nEnter password - autoboot in %d sec...\n"
wdenk99408ba2005-02-24 22:44:16 +0000296#define CONFIG_AUTOBOOT_DELAY_STR "R" /* 1st "password" */
wdenkc6097192002-11-03 00:24:07 +0000297#endif
298
299#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
300#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
301/* what's this ? it's not used anywhere */
302#define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
303#endif
304
305/*
306 * Miscellaneous configurable options
307 */
308#define CFG_LONGHELP /* undef to save memory */
309#define CFG_PROMPT "TRAB # " /* Monitor Command Prompt */
wdenkca9bc762003-07-15 07:45:49 +0000310#ifdef CFG_HUSH_PARSER
311#define CFG_PROMPT_HUSH_PS2 "> "
312#endif
313
wdenkc6097192002-11-03 00:24:07 +0000314#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
315#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
316#define CFG_MAXARGS 16 /* max number of command args */
317#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
318
wdenkf6a6ac12003-09-17 15:10:32 +0000319#define CFG_MEMTEST_START 0x0C000000 /* memtest works on */
320#define CFG_MEMTEST_END 0x0D000000 /* 16 MB in DRAM */
wdenkc6097192002-11-03 00:24:07 +0000321
wdenkca9bc762003-07-15 07:45:49 +0000322#undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
wdenkc6097192002-11-03 00:24:07 +0000323
wdenkf6a6ac12003-09-17 15:10:32 +0000324#define CFG_LOAD_ADDR 0x0CF00000 /* default load address */
wdenkc6097192002-11-03 00:24:07 +0000325
326#ifdef CONFIG_TRAB_50MHZ
327/* the PWM TImer 4 uses a counter of 15625 for 10 ms, so we need */
328/* it to wrap 100 times (total 1562500) to get 1 sec. */
329/* this should _really_ be calculated !! */
330#define CFG_HZ 1562500
331#else
332/* the PWM TImer 4 uses a counter of 10390 for 10 ms, so we need */
333/* it to wrap 100 times (total 1039000) to get 1 sec. */
334/* this should _really_ be calculated !! */
335#define CFG_HZ 1039000
336#endif
337
338/* valid baudrates */
339#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
340
341#define CONFIG_MISC_INIT_R /* have misc_init_r() function */
342
343/*-----------------------------------------------------------------------
wdenk61970fd2003-10-09 13:16:55 +0000344 * burn-in test stuff.
wdenk9c53f402003-10-15 23:53:47 +0000345 *
wdenk61970fd2003-10-09 13:16:55 +0000346 * BURN_IN_CYCLE_DELAY defines the seconds to wait between each burn-in cycle
347 * Because the burn-in test itself causes also an delay of about 4 seconds,
348 * this time must be subtracted from the desired overall burn-in cycle time.
wdenk4cc02a82003-09-11 23:06:34 +0000349 */
wdenk61970fd2003-10-09 13:16:55 +0000350#define BURN_IN_CYCLE_DELAY 296 /* seconds between burn-in cycles */
wdenk4cc02a82003-09-11 23:06:34 +0000351
352/*-----------------------------------------------------------------------
wdenkc6097192002-11-03 00:24:07 +0000353 * Stack sizes
354 *
355 * The stack sizes are set up in start.S using the settings below
356 */
357#define CONFIG_STACKSIZE (128*1024) /* regular stack */
358#ifdef CONFIG_USE_IRQ
359#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
360#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
361#endif
362
363/*-----------------------------------------------------------------------
364 * Physical Memory Map
365 */
wdenkca9bc762003-07-15 07:45:49 +0000366#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
wdenkf6a6ac12003-09-17 15:10:32 +0000367#define PHYS_SDRAM_1 0x0C000000 /* SDRAM Bank #1 */
wdenkb6b2f0e2003-09-17 22:48:07 +0000368#ifndef CONFIG_RAM_16MB
wdenkf6a6ac12003-09-17 15:10:32 +0000369#define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
370#else
wdenkca9bc762003-07-15 07:45:49 +0000371#define PHYS_SDRAM_1_SIZE 0x01000000 /* 16 MB */
wdenkf6a6ac12003-09-17 15:10:32 +0000372#endif
wdenkc6097192002-11-03 00:24:07 +0000373
wdenkca9bc762003-07-15 07:45:49 +0000374#define CFG_FLASH_BASE 0x00000000 /* Flash Bank #1 */
wdenkc6097192002-11-03 00:24:07 +0000375
376/* The following #defines are needed to get flash environment right */
wdenk4fc95692003-02-28 00:49:47 +0000377#define CFG_MONITOR_BASE CFG_FLASH_BASE
wdenkc6097192002-11-03 00:24:07 +0000378#define CFG_MONITOR_LEN (256 << 10)
379
wdenkc6097192002-11-03 00:24:07 +0000380/*-----------------------------------------------------------------------
381 * FLASH and environment organization
382 */
383#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
wdenkb6b2f0e2003-09-17 22:48:07 +0000384#ifndef CONFIG_FLASH_8MB
wdenk4fc95692003-02-28 00:49:47 +0000385#define CFG_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
wdenkf6a6ac12003-09-17 15:10:32 +0000386#else
387#define CFG_MAX_FLASH_SECT 71 /* max number of sectors on one chip */
wdenk4a5c8a72003-03-06 00:02:04 +0000388#endif
wdenkc6097192002-11-03 00:24:07 +0000389
390/* timeout values are in ticks */
391#define CFG_FLASH_ERASE_TOUT (2*CFG_HZ) /* Timeout for Flash Erase */
392#define CFG_FLASH_WRITE_TOUT (2*CFG_HZ) /* Timeout for Flash Write */
393
394#define CFG_ENV_IS_IN_FLASH 1
395
396/* Address and size of Primary Environment Sector */
wdenkb6b2f0e2003-09-17 22:48:07 +0000397#ifndef CONFIG_FLASH_8MB
wdenkf6a6ac12003-09-17 15:10:32 +0000398#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x60000)
wdenkc6097192002-11-03 00:24:07 +0000399#define CFG_ENV_SIZE 0x4000
wdenkf6a6ac12003-09-17 15:10:32 +0000400#define CFG_ENV_SECT_SIZE 0x20000
wdenk4a5c8a72003-03-06 00:02:04 +0000401#else
wdenk927034e2004-02-08 19:38:38 +0000402#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x8000)
wdenk4a5c8a72003-03-06 00:02:04 +0000403#define CFG_ENV_SIZE 0x4000
wdenkf6a6ac12003-09-17 15:10:32 +0000404#define CFG_ENV_SECT_SIZE 0x4000
wdenk4a5c8a72003-03-06 00:02:04 +0000405#endif
wdenkc6097192002-11-03 00:24:07 +0000406
407/* Address and size of Redundant Environment Sector */
wdenk4a5c8a72003-03-06 00:02:04 +0000408#define CFG_ENV_OFFSET_REDUND (CFG_ENV_ADDR+CFG_ENV_SECT_SIZE)
wdenkc6097192002-11-03 00:24:07 +0000409#define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE)
410
wdenk1fe2c702003-03-06 21:55:29 +0000411/* Initial value of the on-board touch screen brightness */
412#define CFG_BRIGHTNESS 0x20
413
wdenkc6097192002-11-03 00:24:07 +0000414#endif /* __CONFIG_H */