blob: 965327d759de2cf48bd80c7e4636ac738c29015a [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -06002/*
3 * Configuation settings for the Motorola MC5275EVB board.
4 *
5 * By Arthur Shipkowski <art@videon-central.com>
6 * Copyright (C) 2005 Videon Central, Inc.
7 *
8 * Based off of M5272C3 board code by Josef Baumgartner
9 * <josef.baumgartner@telex.de>
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060010 */
11
12/*
13 * board/config.h - configuration options, board specific
14 */
15
16#ifndef _M5275EVB_H
17#define _M5275EVB_H
18
19/*
20 * High Level Configuration Options
21 * (easy to change)
22 */
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060023
Tom Rini6a5dccc2022-11-16 13:10:41 -050024#define CFG_SYS_UART_PORT (0)
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060025
26/* Configuration for environment
27 * Environment is embedded in u-boot in the second sector of the flash
28 */
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060029
angelo@sysam.it6312a952015-03-29 22:54:16 +020030#define LDS_BOARD_TEXT \
Simon Glass547cb402017-08-03 12:21:49 -060031 . = DEFINED(env_offset) ? env_offset : .; \
32 env/embedded.o(.text);
angelo@sysam.it6312a952015-03-29 22:54:16 +020033
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060034/* Available command configuration */
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060035
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060036/* I2C */
Tom Rini6a5dccc2022-11-16 13:10:41 -050037#define CFG_SYS_I2C_PINMUX_REG (gpio_reg->par_feci2c)
38#define CFG_SYS_I2C_PINMUX_CLR (0xFFF0)
39#define CFG_SYS_I2C_PINMUX_SET (0x000F)
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060040
Tom Rinic9edebe2022-12-04 10:03:50 -050041#define CFG_EXTRA_ENV_SETTINGS \
TsiChung Liew23cc28c2010-03-10 16:33:03 -060042 "netdev=eth0\0" \
43 "loadaddr=10000\0" \
44 "uboot=u-boot.bin\0" \
45 "load=tftp ${loadaddr} ${uboot}\0" \
46 "upd=run load; run prog\0" \
47 "prog=prot off ffe00000 ffe3ffff;" \
48 "era ffe00000 ffe3ffff;" \
49 "cp.b ${loadaddr} ffe00000 ${filesize};"\
50 "save\0" \
51 ""
52
Tom Rini6a5dccc2022-11-16 13:10:41 -050053#define CFG_SYS_CLK 150000000
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060054
55/*
56 * Low Level Configuration Settings
57 * (address mappings, register initial values, etc.)
58 * You should know what you are doing if you make changes here.
59 */
60
Tom Rini6a5dccc2022-11-16 13:10:41 -050061#define CFG_SYS_MBAR 0x40000000
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060062
63/*-----------------------------------------------------------------------
64 * Definitions for initial stack pointer and data area (in DPRAM)
65 */
Tom Rini6a5dccc2022-11-16 13:10:41 -050066#define CFG_SYS_INIT_RAM_ADDR 0x20000000
67#define CFG_SYS_INIT_RAM_SIZE 0x10000 /* Size of used area in internal SRAM */
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060068
69/*-----------------------------------------------------------------------
70 * Start addresses for the final memory configuration
71 * (Set up by the startup code)
Tom Rinibb4dd962022-11-16 13:10:37 -050072 * Please note that CFG_SYS_SDRAM_BASE _must_ start at 0
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060073 */
Tom Rinibb4dd962022-11-16 13:10:37 -050074#define CFG_SYS_SDRAM_BASE 0x00000000
75#define CFG_SYS_SDRAM_SIZE 16 /* SDRAM size in MB */
Tom Rini6a5dccc2022-11-16 13:10:41 -050076#define CFG_SYS_FLASH_BASE CFG_SYS_CS0_BASE
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060077
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060078/*
79 * For booting Linux, the board info and command line data
80 * have to be in the first 8 MB of memory, since this is
81 * the maximum mapped by the Linux kernel during initialization ??
82 */
Tom Rini6a5dccc2022-11-16 13:10:41 -050083#define CFG_SYS_BOOTMAPSZ (CFG_SYS_SDRAM_BASE + (CFG_SYS_SDRAM_SIZE << 20))
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060084
85/*-----------------------------------------------------------------------
86 * FLASH organization
87 */
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060088
Tom Rini6a5dccc2022-11-16 13:10:41 -050089#define CFG_SYS_FLASH_SIZE 0x200000
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060090
91/*-----------------------------------------------------------------------
92 * Cache Configuration
93 */
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -060094
Tom Rini6a5dccc2022-11-16 13:10:41 -050095#define ICACHE_STATUS (CFG_SYS_INIT_RAM_ADDR + \
96 CFG_SYS_INIT_RAM_SIZE - 8)
97#define DCACHE_STATUS (CFG_SYS_INIT_RAM_ADDR + \
98 CFG_SYS_INIT_RAM_SIZE - 4)
99#define CFG_SYS_ICACHE_INV (CF_CACR_CINV | CF_CACR_INVI)
100#define CFG_SYS_CACHE_ACR0 (CFG_SYS_SDRAM_BASE | \
Tom Rinibb4dd962022-11-16 13:10:37 -0500101 CF_ADDRMASK(CFG_SYS_SDRAM_SIZE) | \
TsiChung Liew0ee47d42010-03-11 22:12:53 -0600102 CF_ACR_EN | CF_ACR_SM_ALL)
Tom Rini6a5dccc2022-11-16 13:10:41 -0500103#define CFG_SYS_CACHE_ICACR (CF_CACR_CENB | CF_CACR_CINV | \
TsiChung Liew0ee47d42010-03-11 22:12:53 -0600104 CF_CACR_DISD | CF_CACR_INVI | \
105 CF_CACR_CEIB | CF_CACR_DCM | \
106 CF_CACR_EUSP)
107
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -0600108/*-----------------------------------------------------------------------
109 * Memory bank definitions
110 */
Tom Rini6a5dccc2022-11-16 13:10:41 -0500111#define CFG_SYS_CS0_BASE 0xffe00000
112#define CFG_SYS_CS0_CTRL 0x00001980
113#define CFG_SYS_CS0_MASK 0x001F0001
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -0600114
Tom Rini6a5dccc2022-11-16 13:10:41 -0500115#define CFG_SYS_CS1_BASE 0x30000000
116#define CFG_SYS_CS1_CTRL 0x00001900
117#define CFG_SYS_CS1_MASK 0x00070001
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -0600118
Angelo Dureghello49becce2023-02-25 23:25:26 +0100119#define CFG_MCFTMR
120
Matthew Fettke9f3b3bb2008-01-24 14:02:32 -0600121#endif /* _M5275EVB_H */