blob: a6fa6a8e264c7460d0fdb8a50c9c7f8e1d2c4ced [file] [log] [blame]
Kumar Galae1c09492010-07-15 16:49:03 -05001/*
Jerry Huanged413672011-01-06 23:42:19 -06002 * Copyright 2009-2011 Freescale Semiconductor, Inc.
Kumar Galae1c09492010-07-15 16:49:03 -05003 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Kumar Galae1c09492010-07-15 16:49:03 -05005 */
6
7/*
8 * P4080 DS board configuration file
Scott Wooda1ef48c2012-08-14 10:14:51 +00009 * Also supports P4040 DS
Kumar Galae1c09492010-07-15 16:49:03 -050010 */
Kumar Galad0af3b92011-08-31 09:50:13 -050011#define CONFIG_FSL_NGPIXIS /* use common ngPIXIS code */
12
Kumar Galad0af3b92011-08-31 09:50:13 -050013#define CONFIG_PCIE3
14
Shaohui Xie829187b2013-11-08 10:46:44 +080015#define CONFIG_CMD_SATA
16#define CONFIG_SATA_SIL
17#define CONFIG_SYS_SATA_MAX_DEVICE 2
18#define CONFIG_LIBATA
19#define CONFIG_LBA48
20
Timur Tabi830b76f2012-10-05 09:48:53 +000021#define CONFIG_SYS_SRIO
22#define CONFIG_SRIO1 /* SRIO port 1 */
23#define CONFIG_SRIO2 /* SRIO port 2 */
Liu Gang27afb9c2013-05-07 16:30:46 +080024#define CONFIG_SRIO_PCIE_BOOT_MASTER
Kumar Gala3b2a1af2010-09-30 15:47:16 -050025#define CONFIG_ICS307_REFCLK_HZ 33333000 /* ICS307 ref clk freq */
26
Kumar Galae1c09492010-07-15 16:49:03 -050027#include "corenet_ds.h"