Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 435c190d43dc2b8e2d98bf1fed10ba77fa8546d5 / . / arch / arm / dts / zynqmp-e-a2197-00-revA.dts
blob: 0b97fa3f28ac598a436ad1a38940f659d3fd8716 [file] [log] [blame]
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]1// SPDX-License-Identifier: GPL-2.0
2/*
3 * dts file for Xilinx Versal a2197 RevA System Controller
4 *
Saeed Nowshadi1aed3dd2023-09-11 16:10:48 +0200[diff] [blame]5 * (C) Copyright 2019 - 2022, Xilinx, Inc.
6 * (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc.
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]7 *
Michal Simeka8c94362023-07-10 14:35:49 +0200[diff] [blame]8 * Michal Simek <michal.simek@amd.com>
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]9 */
10/dts-v1/;
11
12#include "zynqmp.dtsi"
13#include "zynqmp-clk-ccf.dtsi"
14#include <dt-bindings/gpio/gpio.h>
15#include <dt-bindings/phy/phy.h>
16
17/ {
18 model = "Versal System Controller on a2197 Eval board RevA"; /* VCK190/VMK180 */
19 compatible = "xlnx,zynqmp-e-a2197-00-revA", "xlnx,zynqmp-a2197-revA",
20 "xlnx,zynqmp-a2197", "xlnx,zynqmp";
21
22 aliases {
23 ethernet0 = &gem0;
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]24 i2c0 = &i2c0;
25 i2c1 = &i2c1;
26 mmc0 = &sdhci1;
Michal Simek53b145d2021-06-03 11:46:50 +0200[diff] [blame]27 nvmem0 = &eeprom;
Michal Simek9f6222f2021-09-24 15:04:57 +0200[diff] [blame]28 nvmem1 = &eeprom_ebm;
29 nvmem2 = &eeprom_fmc1;
30 nvmem3 = &eeprom_fmc2;
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]31 rtc0 = &rtc;
32 serial0 = &uart0;
33 serial1 = &dcc;
34 };
35
36 chosen {
37 bootargs = "earlycon";
38 stdout-path = "serial0:115200n8";
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]39 };
40
41 memory@0 {
42 device_type = "memory";
43 reg = <0x0 0x0 0x0 0x80000000>;
44 };
45
Michal Simeke3157622024-01-08 10:24:45 +0100[diff] [blame]46 si5332_1: si5332-1 { /* u142 - GEM0 */
Michal Simek51321682022-05-11 11:52:52 +0200[diff] [blame]47 compatible = "fixed-clock";
48 #clock-cells = <0>;
49 clock-frequency = <125000000>;
50 };
51
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]52 ina226-vccint {
53 compatible = "iio-hwmon";
54 io-channels = <&vccint 0>, <&vccint 1>, <&vccint 2>, <&vccint 3>;
55 };
56 ina226-vcc-soc {
57 compatible = "iio-hwmon";
58 io-channels = <&vcc_soc 0>, <&vcc_soc 1>, <&vcc_soc 2>, <&vcc_soc 3>;
59 };
60 ina226-vcc-pmc {
61 compatible = "iio-hwmon";
62 io-channels = <&vcc_pmc 0>, <&vcc_pmc 1>, <&vcc_pmc 2>, <&vcc_pmc 3>;
63 };
64 ina226-vcc-ram {
65 compatible = "iio-hwmon";
66 io-channels = <&vcc_ram 0>, <&vcc_ram 1>, <&vcc_ram 2>, <&vcc_ram 3>;
67 };
68 ina226-vcc-pslp {
69 compatible = "iio-hwmon";
70 io-channels = <&vcc_pslp 0>, <&vcc_pslp 1>, <&vcc_pslp 2>, <&vcc_pslp 3>;
71 };
72 ina226-vcc-psfp {
73 compatible = "iio-hwmon";
74 io-channels = <&vcc_psfp 0>, <&vcc_psfp 1>, <&vcc_psfp 2>, <&vcc_psfp 3>;
75 };
76 ina226-vccaux {
77 compatible = "iio-hwmon";
78 io-channels = <&vccaux 0>, <&vccaux 1>, <&vccaux 2>, <&vccaux 3>;
79 };
80 ina226-vccaux-pmc {
81 compatible = "iio-hwmon";
82 io-channels = <&vccaux_pmc 0>, <&vccaux_pmc 1>, <&vccaux_pmc 2>, <&vccaux_pmc 3>;
83 };
84 ina226-vcco-500 {
85 compatible = "iio-hwmon";
86 io-channels = <&vcco_500 0>, <&vcco_500 1>, <&vcco_500 2>, <&vcco_500 3>;
87 };
88 ina226-vcco-501 {
89 compatible = "iio-hwmon";
90 io-channels = <&vcco_501 0>, <&vcco_501 1>, <&vcco_501 2>, <&vcco_501 3>;
91 };
92 ina226-vcco-502 {
93 compatible = "iio-hwmon";
94 io-channels = <&vcco_502 0>, <&vcco_502 1>, <&vcco_502 2>, <&vcco_502 3>;
95 };
96 ina226-vcco-503 {
97 compatible = "iio-hwmon";
98 io-channels = <&vcco_503 0>, <&vcco_503 1>, <&vcco_503 2>, <&vcco_503 3>;
99 };
100 ina226-vcc-1v8 {
101 compatible = "iio-hwmon";
102 io-channels = <&vcc_1v8 0>, <&vcc_1v8 1>, <&vcc_1v8 2>, <&vcc_1v8 3>;
103 };
104 ina226-vcc-3v3 {
105 compatible = "iio-hwmon";
106 io-channels = <&vcc_3v3 0>, <&vcc_3v3 1>, <&vcc_3v3 2>, <&vcc_3v3 3>;
107 };
108 ina226-vcc-1v2-ddr4 {
109 compatible = "iio-hwmon";
110 io-channels = <&vcc_1v2_ddr4 0>, <&vcc_1v2_ddr4 1>, <&vcc_1v2_ddr4 2>, <&vcc_1v2_ddr4 3>;
111 };
112 ina226-vcc-1v1-lp4 {
113 compatible = "iio-hwmon";
114 io-channels = <&vcc1v1_lp4 0>, <&vcc1v1_lp4 1>, <&vcc1v1_lp4 2>, <&vcc1v1_lp4 3>;
115 };
116 ina226-vadj-fmc {
117 compatible = "iio-hwmon";
118 io-channels = <&vadj_fmc 0>, <&vadj_fmc 1>, <&vadj_fmc 2>, <&vadj_fmc 3>;
119 };
120 ina226-mgtyavcc {
121 compatible = "iio-hwmon";
122 io-channels = <&mgtyavcc 0>, <&mgtyavcc 1>, <&mgtyavcc 2>, <&mgtyavcc 3>;
123 };
124 ina226-mgtyavtt {
125 compatible = "iio-hwmon";
126 io-channels = <&mgtyavtt 0>, <&mgtyavtt 1>, <&mgtyavtt 2>, <&mgtyavtt 3>;
127 };
128 ina226-mgtyvccaux {
129 compatible = "iio-hwmon";
130 io-channels = <&mgtyvccaux 0>, <&mgtyvccaux 1>, <&mgtyvccaux 2>, <&mgtyvccaux 3>;
131 };
132};
133
134&uart0 { /* uart0 MIO38-39 */
135 status = "okay";
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]136};
137
138&sdhci1 { /* sd1 MIO45-51 cd in place */
139 status = "okay";
140 no-1-8-v;
141 disable-wp;
Michal Simek3b662642020-07-22 17:42:43 +0200[diff] [blame]142 xlnx,mio-bank = <1>;
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]143};
144
Michal Simek51321682022-05-11 11:52:52 +0200[diff] [blame]145/* GEM SGMII */
146&psgtr {
147 status = "okay";
148 /* gem0 */
149 clocks = <&si5332_1>;
150 clock-names = "ref0";
151};
152
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]153&gem0 {
154 status = "okay";
Michal Simek51321682022-05-11 11:52:52 +0200[diff] [blame]155 phys = <&psgtr 0 PHY_TYPE_SGMII 0 0>;
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]156 phy-handle = <&phy0>;
157 phy-mode = "sgmii";
158 is-internal-pcspma;
Michal Simek8acb6b72022-09-06 12:39:11 +0200[diff] [blame]159 mdio: mdio {
160 #address-cells = <1>;
161 #size-cells = <0>;
162 phy0: ethernet-phy@0 { /* u131 M88E1512 */
163 reg = <0>;
164 };
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]165 };
166};
167
168&gpio {
169 status = "okay";
170 gpio-line-names = "", "", "", "", "", /* 0 - 4 */
171 "", "", "DC_SYS_CTRL0", "DC_SYS_CTRL1", "DC_SYS_CTRL2", /* 5 - 9 */
172 "DC_SYS_CTRL3", "ZU4_TRIGGER", "SYSCTLR_PB", "", "", /* 10 - 14 */
173 "", "", "", "", "", /* 15 - 19 */
174 "", "", "", "", "", /* 20 - 24 */
175 "", "", "", "", "", /* 25 - 29 */
176 "", "", "", "", "LP_I2C0_PMC_SCL", /* 30 - 34 */
177 "LP_I2C0_PMC_SDA", "LP_I2C1_SCL", "LP_I2C1_SDA", "UART0_RXD_IN", "UART0_TXD_OUT", /* 35 - 39 */
178 "", "", "ETH_RESET_B", "", "", /* 40 - 44 */
179 "SD1_CD_B", "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3", /* 45 - 49 */
180 "SD1_CMD", "SD1_CLK", "", "", "", /* 50 - 54 */
181 "", "", "", "", "", /* 55 - 59 */
182 "", "", "", "", "", /* 60 - 64 */
183 "", "", "", "", "", /* 65 - 69 */
184 "", "", "", "", "", /* 70 - 74 */
185 "", "ETH_MDC", "ETH_MDIO", /* 75 - 77, MIO end and EMIO start */
Saeed Nowshadi893180e2020-03-27 08:12:20 -0700[diff] [blame]186 "SYSCTLR_VERSAL_MODE0", "SYSCTLR_VERSAL_MODE1", /* 78 - 79 */
Saeed Nowshadi342c3cd2021-04-13 16:01:42 -0700[diff] [blame]187 "SYSCTLR_VERSAL_MODE2", "SYSCTLR_VERSAL_MODE3", "SYSCTLR_POR_B_LS", "DC_PRSNT", "", /* 80 - 84 */
188 "SYSCTLR_JTAG_S0", "SYSCTLR_JTAG_S1", "SYSCTLR_IIC_MUX0_RESET_B", "SYSCTLR_IIC_MUX1_RESET_B", "", /* 85 - 89 */
189 "SYSCTLR_GPIO0", "SYSCTLR_GPIO1", "SYSCTLR_GPIO2", "SYSCTLR_GPIO3", "SYSCTLR_GPIO4", /* 90 - 94 */
190 "SYSCTLR_GPIO5", "", "", "", "", /* 95 - 99 */
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]191 "", "", "", "", "", /* 100 - 104 */
192 "", "", "", "", "", /* 105 - 109 */
193 "", "", "", "", "", /* 110 - 114 */
194 "", "", "", "", "", /* 115 - 119 */
195 "", "", "", "", "", /* 120 - 124 */
196 "", "", "", "", "", /* 125 - 129 */
Saeed Nowshadi342c3cd2021-04-13 16:01:42 -0700[diff] [blame]197 "PMBUS1_INA226_ALERT", "PMBUS2_INA226_ALERT", "", "", "", /* 130 - 134 */
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]198 "", "", "", "", "", /* 135 - 139 */
Saeed Nowshadi342c3cd2021-04-13 16:01:42 -0700[diff] [blame]199 "PMBUS_ALERT", "", "SYSCTLR_ETH_RESET_B", "SYSCTLR_VCC0V85_TG", "MAX6643_OT_B", /* 140 - 144 */
200 "MAX6643_FANFINAL_B", "MAX6643_FULLSPD", "", "", "", /* 145 - 149 */
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]201 "", "", "", "", "", /* 150 - 154 */
202 "", "", "", "", "", /* 155 - 159 */
203 "", "", "", "", "", /* 160 - 164 */
204 "", "", "", "", "", /* 165 - 169 */
Michal Simekfdf3fc62023-07-10 14:37:31 +0200[diff] [blame]205 "", "", "", ""; /* 170 - 173 */
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]206};
207
208&i2c0 { /* MIO 34-35 - can't stay here */
209 status = "okay";
210 clock-frequency = <400000>;
Michal Simeka43fdcd2022-08-23 15:00:25 +0200[diff] [blame]211
212 tca6416_u233: gpio@20 { /* u233 */
213 compatible = "ti,tca6416";
214 reg = <0x20>;
215 gpio-controller; /* interrupt not connected */
216 #gpio-cells = <2>;
217 gpio-line-names = "MAX6643_OT_B", "MAX6643_FANFAIL_B", "", "", /* 0 - 3 */
218 "PMBUS2_INA226_ALERT", "", "", "MAX6643_FULLSPD", /* 4 - 7 */
219 "FMCP1_FMC_PRSNT_M2C_B", "FMCP2_FMC_PRSNT_M2C_B", "FMCP1_FMCP_PRSNT_M2C_B", "FMCP2_FMCP_PRSNT_M2C_B", /* 10 - 13 */
220 "VCCINT_VRHOT_B", "8A34001_EXP_RST_B", "PMBUS_ALERT", "PMBUS1_INA226_ALERT"; /* 14 - 17 */
221 };
222
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]223 i2c-mux@74 { /* u33 */
224 compatible = "nxp,pca9548";
225 #address-cells = <1>;
226 #size-cells = <0>;
227 reg = <0x74>;
228 /* reset-gpios = <&gpio SYSCTLR_IIC_MUX0_RESET_B GPIO_ACTIVE_HIGH>; */
229 i2c@0 { /* PMBUS */
230 #address-cells = <1>;
231 #size-cells = <0>;
232 reg = <0>;
233 /* u152 IR35215 0x16/0x46 vcc_soc */
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]234 /* u179 ir38164 0x19/0x49 vcco_500 */
235 /* u181 ir38164 0x1a/0x4a vcco_501 */
236 /* u183 ir38164 0x1b/0x4b vcco_502 */
237 /* u185 ir38164 0x1e/0x4e vadj_fmc */
238 /* u187 ir38164 0x1F/0x4f mgtyavcc */
239 /* u189 ir38164 0x20/0x50 mgtyavtt */
240 /* u194 ir38164 0x13/0x43 vdd1_1v8_lp4 */
241 /* u195 ir38164 0x14/0x44 vdd2_1v8_lp4 */
Michal Simek3514e4e2020-03-30 11:35:38 +0200[diff] [blame]242
243 irps5401_47: irps5401@47 { /* IRPS5401 - u160 */
244 compatible = "infineon,irps5401";
245 reg = <0x47>; /* pmbus / i2c 0x17 */
246 };
247 irps5401_4c: irps5401@4c { /* IRPS5401 - u167 */
248 compatible = "infineon,irps5401";
249 reg = <0x4c>; /* pmbus / i2c 0x1c */
250 };
251 irps5401_4d: irps5401@4d { /* IRPS5401 - u175 */
252 compatible = "infineon,irps5401";
253 reg = <0x4d>; /* pmbus / i2c 0x1d */
254 };
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]255 };
256 i2c@1 { /* PMBUS1_INA226 */
257 #address-cells = <1>;
258 #size-cells = <0>;
259 reg = <1>;
260 /* FIXME check alerts coming to SC */
261 vccint: ina226@40 { /* u65 */
262 compatible = "ti,ina226";
263 #io-channel-cells = <1>;
264 label = "ina226-vccint";
265 reg = <0x40>;
Saeed Nowshadi34cd5f82020-08-03 23:24:05 -0700[diff] [blame]266 shunt-resistor = <500>; /* R440 */
267 /* 0.80V @ 32A 1 of 6 Phases*/
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]268 };
269 vcc_soc: ina226@41 { /* u161 */
270 compatible = "ti,ina226";
271 #io-channel-cells = <1>;
272 label = "ina226-vcc-soc";
273 reg = <0x41>;
Saeed Nowshadi34cd5f82020-08-03 23:24:05 -0700[diff] [blame]274 shunt-resistor = <500>; /* R1702 */
275 /* 0.80V @ 18A */
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]276 };
277 vcc_pmc: ina226@42 { /* u163 */
278 compatible = "ti,ina226";
279 #io-channel-cells = <1>;
280 label = "ina226-vcc-pmc";
281 reg = <0x42>;
282 shunt-resistor = <5000>; /* R1214 */
283 /* 0.78V @ 500mA */
284 };
285 vcc_ram: ina226@43 { /* u162 */
286 compatible = "ti,ina226";
287 #io-channel-cells = <1>;
288 label = "ina226-vcc-ram";
289 reg = <0x43>;
290 shunt-resistor = <5000>; /* r1221 */
291 /* 0.78V @ 4A */
292 };
293 vcc_pslp: ina226@44 { /* u165 */
294 compatible = "ti,ina226";
295 #io-channel-cells = <1>;
296 label = "ina226-vcc-pslp";
297 reg = <0x44>;
298 shunt-resistor = <5000>; /* R1216 */
299 /* 0.78V @ 1A */
300 };
301 vcc_psfp: ina226@45 { /* u164 */
302 compatible = "ti,ina226";
303 #io-channel-cells = <1>;
304 label = "ina226-vcc-psfp";
305 reg = <0x45>;
306 shunt-resistor = <5000>; /* R1219 */
307 /* 0.78V @ 2A */
308 };
309 };
310 i2c@2 { /* PCIE_CLK */
311 #address-cells = <1>;
312 #size-cells = <0>;
313 reg = <2>;
Michal Simek11fae8c2023-11-08 08:36:40 +0100[diff] [blame]314 /* u39 8T49N240 */
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]315 };
316 i2c@3 { /* PMBUS2_INA226 */
317 #address-cells = <1>;
318 #size-cells = <0>;
319 reg = <3>;
320 /* FIXME check alerts coming to SC */
321 vccaux: ina226@40 { /* u166 */
322 compatible = "ti,ina226";
323 #io-channel-cells = <1>;
324 label = "ina226-vccaux";
325 reg = <0x40>;
326 shunt-resistor = <5000>; /* R382 */
327 /* 1.5V @ 3A */
328 };
329 vccaux_pmc: ina226@41 { /* u168 */
330 compatible = "ti,ina226";
331 #io-channel-cells = <1>;
332 label = "ina226-vccaux-pmc";
333 reg = <0x41>;
334 shunt-resistor = <5000>; /* R1246 */
335 /* 1.5V @ 500mA */
336 };
337 vcco_500: ina226@42 { /* u178 */
338 compatible = "ti,ina226";
339 #io-channel-cells = <1>;
340 label = "ina226-vcco-500";
341 reg = <0x42>;
342 shunt-resistor = <2000>; /* R1300 */
343 /* 3.3V @ 5A */
344 };
345 vcco_501: ina226@43 { /* u180 */
346 compatible = "ti,ina226";
347 #io-channel-cells = <1>;
348 label = "ina226-vcco-501";
349 reg = <0x43>;
350 shunt-resistor = <2000>; /* R1313 */
351 /* 3.3V @ 5A */
352 };
353 vcco_502: ina226@44 { /* u182 */
354 compatible = "ti,ina226";
355 #io-channel-cells = <1>;
356 label = "ina226-vcco-502";
357 reg = <0x44>;
358 shunt-resistor = <2000>; /* R1330 */
359 /* 3.3V @ 5A */
360 };
361 vcco_503: ina226@45 { /* u172 */
362 compatible = "ti,ina226";
363 #io-channel-cells = <1>;
364 label = "ina226-vcco-503";
365 reg = <0x45>;
366 shunt-resistor = <5000>; /* R1229 */
367 /* 1.8V @ 2A */
368 };
369 vcc_1v8: ina226@46 { /* u173 */
370 compatible = "ti,ina226";
371 #io-channel-cells = <1>;
372 label = "ina226-vcc-1v8";
373 reg = <0x46>;
374 shunt-resistor = <5000>; /* R400 */
375 /* 1.8V @ 6A */
376 };
377 vcc_3v3: ina226@47 { /* u174 */
378 compatible = "ti,ina226";
379 #io-channel-cells = <1>;
380 label = "ina226-vcc-3v3";
381 reg = <0x47>;
382 shunt-resistor = <5000>; /* R1232 */
383 /* 3.3V @ 500mA */
384 };
385 vcc_1v2_ddr4: ina226@48 { /* u176 */
386 compatible = "ti,ina226";
387 #io-channel-cells = <1>;
388 label = "ina226-vcc-1v2-ddr4";
389 reg = <0x48>;
390 shunt-resistor = <5000>; /* R1275 */
391 /* 1.2V @ 4A */
392 };
393 vcc1v1_lp4: ina226@49 { /* u177 */
394 compatible = "ti,ina226";
395 #io-channel-cells = <1>;
396 label = "ina226-vcc1v1-lp4";
397 reg = <0x49>;
398 shunt-resistor = <5000>; /* R1286 */
399 /* 1.1V @ 4A */
400 };
401 vadj_fmc: ina226@4a { /* u184 */
402 compatible = "ti,ina226";
403 #io-channel-cells = <1>;
404 label = "ina226-vadj-fmc";
405 reg = <0x4a>;
406 shunt-resistor = <2000>; /* R1350 */
407 /* 1.5V @ 10A */
408 };
409 mgtyavcc: ina226@4b { /* u186 */
410 compatible = "ti,ina226";
411 #io-channel-cells = <1>;
412 label = "ina226-mgtyavcc";
413 reg = <0x4b>;
414 shunt-resistor = <2000>; /* R1367 */
415 /* 0.88V @ 6A */
416 };
417 mgtyavtt: ina226@4c { /* u188 */
418 compatible = "ti,ina226";
419 #io-channel-cells = <1>;
420 label = "ina226-mgtyavtt";
421 reg = <0x4c>;
422 shunt-resistor = <2000>; /* R1384 */
423 /* 1.2V @ 10A */
424 };
425 mgtyvccaux: ina226@4d { /* u234 */
426 compatible = "ti,ina226";
427 #io-channel-cells = <1>;
428 label = "ina226-mgtyvccaux";
429 reg = <0x4d>;
430 shunt-resistor = <5000>; /* r1679 */
431 /* 1.5V @ 500mA */
432 };
433 };
434 i2c@4 { /* LP_I2C_SM */
435 #address-cells = <1>;
436 #size-cells = <0>;
437 reg = <4>;
438 /* FIXME wires ready but chip is missing */
439 };
440 i2c@5 { /* zSFP_SI570 */
441 #address-cells = <1>;
442 #size-cells = <0>;
443 reg = <5>;
444 si570_zsfp: clock-generator@5d { /* u192 */
445 #clock-cells = <0>;
446 compatible = "silabs,si570";
447 reg = <0x5d>;
448 temperature-stability = <50>;
449 factory-fout = <156250000>;
450 clock-frequency = <156250000>;
Saeed Nowshadi9a34a4b2020-03-04 10:21:34 -0800[diff] [blame]451 clock-output-names = "si570_zsfp_clk";
Saeed Nowshadi196e52f2024-01-25 09:07:58 +0100[diff] [blame]452 silabs,skip-recall;
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]453 };
454 };
455 i2c@6 { /* USER_SI570_1 */
456 #address-cells = <1>;
457 #size-cells = <0>;
458 reg = <6>;
Saeed Nowshadi1aed3dd2023-09-11 16:10:48 +0200[diff] [blame]459 si570_user1: clock-generator@5f { /* u205 */
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]460 #clock-cells = <0>;
461 compatible = "silabs,si570";
Saeed Nowshadi1aed3dd2023-09-11 16:10:48 +0200[diff] [blame]462 reg = <0x5f>;
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]463 temperature-stability = <50>;
464 factory-fout = <100000000>;
465 clock-frequency = <100000000>;
466 clock-output-names = "si570_user1";
Saeed Nowshadi196e52f2024-01-25 09:07:58 +0100[diff] [blame]467 silabs,skip-recall;
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]468 };
469
470 };
471 i2c@7 { /* USER_SI570_2 */
472 #address-cells = <1>;
473 #size-cells = <0>;
474 reg = <7>;
475 /* FIXME wires ready but chip is missing */
476 };
477 };
478};
479
480&i2c1 { /* i2c1 MIO 36-37 */
481 status = "okay";
482 clock-frequency = <400000>;
483
484 i2c-mux@74 { /* u35 */
485 compatible = "nxp,pca9548";
486 #address-cells = <1>;
487 #size-cells = <0>;
488 reg = <0x74>;
Raviteja Narayanam574fa192021-04-01 07:14:10 -0600[diff] [blame]489 i2c-mux-idle-disconnect;
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]490 /* reset-gpios = <&gpio SYSCTLR_IIC_MUX1_RESET_B GPIO_ACTIVE_HIGH>; */
491 dc_i2c: i2c@0 { /* DC_I2C */
492 #address-cells = <1>;
493 #size-cells = <0>;
494 reg = <0>;
495 /* Use for storing information about SC board */
496 eeprom: eeprom@54 { /* u34 - m24128 16kB */
497 compatible = "st,24c128", "atmel,24c128";
498 reg = <0x54>; /* 0x5c too */
499 };
500 si570_ref_clk: clock-generator@5d { /* u32 */
501 #clock-cells = <0>;
502 compatible = "silabs,si570";
503 reg = <0x5d>;
504 temperature-stability = <50>;
505 factory-fout = <33333333>;
506 clock-frequency = <33333333>;
507 clock-output-names = "ref_clk";
Michal Simekf86d2b52021-03-09 12:43:42 +0100[diff] [blame]508 silabs,skip-recall;
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]509 };
510 /* and connector J212D */
Michal Simek9f6222f2021-09-24 15:04:57 +0200[diff] [blame]511 eeprom_ebm: eeprom@52 { /* x-ebm module */
512 compatible = "st,24c128", "atmel,24c128";
513 reg = <0x52>;
514 };
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]515 };
516 fmc1: i2c@1 { /* FMCP1_IIC */
517 #address-cells = <1>;
518 #size-cells = <0>;
519 reg = <1>;
520 /* FIXME connection to Samtec J51C */
521 /* expected eeprom 0x50 FMC cards */
Michal Simek9f6222f2021-09-24 15:04:57 +0200[diff] [blame]522 eeprom_fmc1: eeprom@50 {
523 compatible = "st,24c128", "atmel,24c128";
524 reg = <0x50>;
525 };
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]526 };
527 fmc2: i2c@2 { /* FMCP2_IIC */
528 #address-cells = <1>;
529 #size-cells = <0>;
530 reg = <2>;
531 /* FIXME connection to Samtec J53C */
532 /* expected eeprom 0x50 FMC cards */
Michal Simek9f6222f2021-09-24 15:04:57 +0200[diff] [blame]533 eeprom_fmc2: eeprom@50 {
534 compatible = "st,24c128", "atmel,24c128";
535 reg = <0x50>;
536 };
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]537 };
538 i2c@3 { /* DDR4_DIMM1 */
539 #address-cells = <1>;
540 #size-cells = <0>;
541 reg = <3>;
542 si570_ddr_dimm1: clock-generator@60 { /* u2 */
543 #clock-cells = <0>;
544 compatible = "silabs,si570";
545 reg = <0x60>;
546 temperature-stability = <50>;
547 factory-fout = <200000000>;
548 clock-frequency = <200000000>;
549 clock-output-names = "si570_ddrdimm1_clk";
Saeed Nowshadi35a2cd62021-03-22 11:58:38 -0700[diff] [blame]550 silabs,skip-recall;
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]551 };
552 };
553 i2c@4 { /* LPDDR4_SI570_CLK2 */
554 #address-cells = <1>;
555 #size-cells = <0>;
556 reg = <4>;
Saeed Nowshadi9a34a4b2020-03-04 10:21:34 -0800[diff] [blame]557 si570_lpddr4clk2: clock-generator@60 { /* u3 */
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]558 #clock-cells = <0>;
559 compatible = "silabs,si570";
560 reg = <0x60>;
561 temperature-stability = <50>;
562 factory-fout = <200000000>;
563 clock-frequency = <200000000>;
564 clock-output-names = "si570_lpddr4_clk2";
Saeed Nowshadi196e52f2024-01-25 09:07:58 +0100[diff] [blame]565 silabs,skip-recall;
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]566 };
567 };
568 i2c@5 { /* LPDDR4_SI570_CLK1 */
569 #address-cells = <1>;
570 #size-cells = <0>;
571 reg = <5>;
Saeed Nowshadi9a34a4b2020-03-04 10:21:34 -0800[diff] [blame]572 si570_lpddr4clk1: clock-generator@60 { /* u4 */
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]573 #clock-cells = <0>;
574 compatible = "silabs,si570";
575 reg = <0x60>;
576 temperature-stability = <50>;
577 factory-fout = <200000000>;
578 clock-frequency = <200000000>;
579 clock-output-names = "si570_lpddr4_clk1";
Saeed Nowshadi196e52f2024-01-25 09:07:58 +0100[diff] [blame]580 silabs,skip-recall;
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]581 };
582 };
583 i2c@6 { /* HSDP_SI570 */
584 #address-cells = <1>;
585 #size-cells = <0>;
586 reg = <6>;
587 si570_hsdp: clock-generator@5d { /* u5 */
588 #clock-cells = <0>;
589 compatible = "silabs,si570";
590 reg = <0x5d>;
591 temperature-stability = <50>;
592 factory-fout = <156250000>;
593 clock-frequency = <156250000>;
594 clock-output-names = "si570_hsdp_clk";
Saeed Nowshadi196e52f2024-01-25 09:07:58 +0100[diff] [blame]595 silabs,skip-recall;
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]596 };
597 };
598 i2c@7 { /* 8A34001 - U219B and J310 connector */
599 #address-cells = <1>;
600 #size-cells = <0>;
601 reg = <7>;
602 };
603 };
Saeed Nowshadic06192e2020-08-03 23:24:04 -0700[diff] [blame]604 i2c-mux@75 { /* u214 */
605 compatible = "nxp,pca9548";
606 #address-cells = <1>;
607 #size-cells = <0>;
608 reg = <0x75>;
Raviteja Narayanam574fa192021-04-01 07:14:10 -0600[diff] [blame]609 i2c-mux-idle-disconnect;
Saeed Nowshadic06192e2020-08-03 23:24:04 -0700[diff] [blame]610 i2c@0 { /* SFP0_IIC */
611 #address-cells = <1>;
612 #size-cells = <0>;
613 reg = <0>;
614 /* SFP0 */
615 };
616 i2c@1 { /* SFP1_IIC */
617 #address-cells = <1>;
618 #size-cells = <0>;
619 reg = <1>;
620 /* SFP1 */
621 };
622 i2c@2 { /* QSFP1_I2C */
623 #address-cells = <1>;
624 #size-cells = <0>;
625 reg = <2>;
626 /* QSFP1 */
627 };
628 /* 3 - 7 unused */
629 };
Michal Simek4b2ca952019-10-15 12:37:20 +0200[diff] [blame]630};
631
632&xilinx_ams {
633 status = "okay";
634};
635
636&ams_ps {
637 status = "okay";
638};
639
640&ams_pl {
641 status = "okay";
642};