blob: a91c15098f91906751e6a0f3e1cce6ca317e49c5 [file] [log] [blame]
Tom Rini8b0c8a12018-05-06 18:27:01 -04001/* SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause */
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +01002/*
3 * Copyright (C) 2018, STMicroelectronics - All Rights Reserved
4 *
5 * Configuration settings for the STM32MP15x CPU
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +01006 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10#include <linux/sizes.h>
11#include <asm/arch/stm32.h>
12
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +010013/*
14 * Number of clock ticks in 1 sec
15 */
16#define CONFIG_SYS_HZ 1000
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +010017
Patrick Delaunay5d061412019-02-12 11:44:39 +010018#ifndef CONFIG_STM32MP1_TRUSTED
Patrick Delaunaye0207372018-04-16 10:13:24 +020019/* PSCI support */
20#define CONFIG_ARMV7_PSCI_1_0
21#define CONFIG_ARMV7_SECURE_BASE STM32_SYSRAM_BASE
22#define CONFIG_ARMV7_SECURE_MAX_SIZE STM32_SYSRAM_SIZE
Patrick Delaunay5d061412019-02-12 11:44:39 +010023#endif
Patrick Delaunaye0207372018-04-16 10:13:24 +020024
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +010025/*
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +010026 * Configuration of the external SRAM memory used by U-Boot
27 */
28#define CONFIG_SYS_SDRAM_BASE STM32_DDR_BASE
29#define CONFIG_SYS_INIT_SP_ADDR CONFIG_SYS_TEXT_BASE
30
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +010031/*
32 * Console I/O buffer size
33 */
34#define CONFIG_SYS_CBSIZE SZ_1K
35
36/*
37 * Needed by "loadb"
38 */
39#define CONFIG_SYS_LOAD_ADDR STM32_DDR_BASE
40
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +010041/* ATAGs */
42#define CONFIG_CMDLINE_TAG
43#define CONFIG_SETUP_MEMORY_TAGS
44#define CONFIG_INITRD_TAG
45
Patrick Delaunay80e17eb2019-02-27 17:01:21 +010046/* Extend size of kernel image for uncompression */
47#define CONFIG_SYS_BOOTM_LEN SZ_32M
48
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +010049/* SPL support */
50#ifdef CONFIG_SPL
51/* BOOTROM load address */
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +010052/* SPL use DDR */
53#define CONFIG_SPL_BSS_START_ADDR 0xC0200000
54#define CONFIG_SPL_BSS_MAX_SIZE 0x00100000
55#define CONFIG_SYS_SPL_MALLOC_START 0xC0300000
56#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00100000
57
58/* limit SYSRAM usage to first 128 KB */
59#define CONFIG_SPL_MAX_SIZE 0x00020000
60#define CONFIG_SPL_STACK (STM32_SYSRAM_BASE + \
61 STM32_SYSRAM_SIZE)
62#endif /* #ifdef CONFIG_SPL */
63
Patrick Delaunaya9a36942019-02-27 17:01:22 +010064#define CONFIG_SYS_MEMTEST_START STM32_DDR_BASE
65#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + SZ_64M)
66#define CONFIG_SYS_MEMTEST_SCRATCH (CONFIG_SYS_MEMTEST_END + 4)
67
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +010068/*MMC SD*/
69#define CONFIG_SYS_MMC_MAX_DEVICE 3
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +010070
Patrick Delaunayf2a7b872019-02-27 17:01:18 +010071/*****************************************************************************/
72#ifdef CONFIG_DISTRO_DEFAULTS
73/*****************************************************************************/
74
75#if !defined(CONFIG_SPL_BUILD)
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +010076
Patrick Delaunaye0188ac2019-04-08 15:30:52 +020077/* NAND support */
78#define CONFIG_SYS_NAND_ONFI_DETECTION
79#define CONFIG_SYS_MAX_NAND_DEVICE 1
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +010080#define BOOT_TARGET_DEVICES(func) \
81 func(MMC, mmc, 1) \
82 func(MMC, mmc, 0) \
83 func(MMC, mmc, 2)
Patrick Delaunayf2a7b872019-02-27 17:01:18 +010084/*
85 * bootcmd for stm32mp1:
86 * for serial/usb: execute the stm32prog command
87 * for mmc boot (eMMC, SD card), boot only on the same device
88 * for nand boot, boot with on ubifs partition on nand
89 * for nor boot, use the default order
90 */
Patrick Delaunayf2a7b872019-02-27 17:01:18 +010091#define STM32MP_BOOTCMD "bootcmd_stm32mp=" \
92 "echo \"Boot over ${boot_device}${boot_instance}!\";" \
93 "if test ${boot_device} = serial || test ${boot_device} = usb;" \
94 "then stm32prog ${boot_device} ${boot_instance}; " \
95 "else " \
96 "if test ${boot_device} = mmc;" \
97 "then env set boot_targets \"mmc${boot_instance}\"; fi;" \
98 "if test ${boot_device} = nand;" \
99 "then env set boot_targets ubifs0; fi;" \
100 "run distro_bootcmd;" \
101 "fi;\0"
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +0100102
Patrick Delaunayf2a7b872019-02-27 17:01:18 +0100103#include <config_distro_bootcmd.h>
Patrick Delaunayfc69c682018-03-20 10:54:54 +0100104
Patrice Chotard41443cf2019-05-02 18:07:14 +0200105#if defined(CONFIG_STM32_QSPI) || defined(CONFIG_NAND_STM32_FMC)
106#define CONFIG_SYS_MTDPARTS_RUNTIME
107#endif
108
109#define STM32MP_MTDPARTS \
110 "mtdparts_nor0=256k(fsbl1),256k(fsbl2),2m(ssbl),-(nor_user)\0" \
111 "mtdparts_nand0=2m(fsbl),2m(ssbl1),2m(ssbl2),-(UBI)\0"
112
Patrick Delaunay80e17eb2019-02-27 17:01:21 +0100113/*
114 * memory layout for 32M uncompressed/compressed kernel,
115 * 1M fdt, 1M script, 1M pxe and 1M for splashimage
116 * and the ramdisk at the end.
117 */
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +0100118#define CONFIG_EXTRA_ENV_SETTINGS \
Patrick Delaunay80e17eb2019-02-27 17:01:21 +0100119 "kernel_addr_r=0xc2000000\0" \
120 "fdt_addr_r=0xc4000000\0" \
121 "scriptaddr=0xc4100000\0" \
122 "pxefile_addr_r=0xc4200000\0" \
123 "splashimage=0xc4300000\0" \
124 "ramdisk_addr_r=0xc4400000\0" \
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +0100125 "fdt_high=0xffffffff\0" \
126 "initrd_high=0xffffffff\0" \
Patrick Delaunayf2a7b872019-02-27 17:01:18 +0100127 STM32MP_BOOTCMD \
Patrice Chotard41443cf2019-05-02 18:07:14 +0200128 STM32MP_MTDPARTS \
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +0100129 BOOTENV
130
131#endif /* ifndef CONFIG_SPL_BUILD */
Patrick Delaunayf2a7b872019-02-27 17:01:18 +0100132#endif /* ifdef CONFIG_DISTRO_DEFAULTS*/
Patrick Delaunay8eb3b1e2018-03-12 10:46:18 +0100133
134#endif /* __CONFIG_H */