blob: 4f00b3bad3f434cda9958ea90448548d560eaf0d [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Marcel Ziswiler11e2a532014-09-05 10:18:38 +02002/*
Marcel Ziswilerd92dee52016-11-16 17:49:23 +01003 * Copyright (c) 2014-2016 Marcel Ziswiler
Marcel Ziswiler11e2a532014-09-05 10:18:38 +02004 *
Marcel Ziswiler764d4122015-08-06 00:47:10 +02005 * Configuration settings for the Toradex Apalis T30 modules.
Marcel Ziswiler11e2a532014-09-05 10:18:38 +02006 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
11#include <linux/sizes.h>
12
13#include "tegra30-common.h"
14
Marcel Ziswilerd6cd15f2019-09-12 11:12:55 +020015/*
16 * Board-specific serial config
17 *
18 * Apalis UART1: NVIDIA UARTA
19 * Apalis UART2: NVIDIA UARTD
20 * Apalis UART3: NVIDIA UARTB
21 * Apalis UART4: NVIDIA UARTC
22 */
Marcel Ziswiler11e2a532014-09-05 10:18:38 +020023#define CONFIG_TEGRA_ENABLE_UARTA
Tom Rinidf6a2152022-11-16 13:10:28 -050024#define CFG_SYS_NS16550_COM1 NV_PA_APB_UARTA_BASE
Marcel Ziswiler11e2a532014-09-05 10:18:38 +020025
Igor Opaniukd4b07402020-03-27 12:15:46 +020026#define UBOOT_UPDATE \
27 "uboot_hwpart=1\0" \
28 "uboot_blk=0\0" \
29 "set_blkcnt=setexpr blkcnt ${filesize} + 0x1ff && " \
30 "setexpr blkcnt ${blkcnt} / 0x200\0" \
31 "update_uboot=run set_blkcnt && mmc dev 0 ${uboot_hwpart} && " \
32 "mmc write ${loadaddr} ${uboot_blk} ${blkcnt}\0" \
33
34#define BOARD_EXTRA_ENV_SETTINGS \
Igor Opaniuk84c1a2d2022-04-13 11:33:27 +020035 UBOOT_UPDATE \
36 "boot_script_dhcp=boot.scr\0"
Igor Opaniukd4b07402020-03-27 12:15:46 +020037
Marcel Ziswiler11e2a532014-09-05 10:18:38 +020038#include "tegra-common-post.h"
39
40#endif /* __CONFIG_H */