blob: 996daffa1b64574fb13b8c1b5becbfa785d3a510 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Rob Herring73089ad2011-10-24 08:50:20 +00002/*
3 * Copyright 2010-2011 Calxeda, Inc.
Rob Herring73089ad2011-10-24 08:50:20 +00004 */
5
6#include <common.h>
7#include <ahci.h>
Rob Herring12db8022012-02-21 12:52:26 +00008#include <netdev.h>
Rob Herring73089ad2011-10-24 08:50:20 +00009#include <scsi.h>
10
Alexey Brodkin267d8e22014-02-26 17:47:58 +040011#include <linux/sizes.h>
Rob Herring02fe7852012-02-01 16:57:54 +000012#include <asm/io.h>
Rob Herring73089ad2011-10-24 08:50:20 +000013
Rob Herringfd7ec6e2013-06-12 22:24:52 -050014#define HB_AHCI_BASE 0xffe08000
15
Rob Herring37057562015-06-05 00:58:42 +010016#define HB_SCU_A9_PWR_STATUS 0xfff10008
Rob Herringf9904ce2012-02-01 16:57:55 +000017#define HB_SREG_A9_PWR_REQ 0xfff3cf00
Rob Herring06d00742012-02-01 16:57:57 +000018#define HB_SREG_A9_BOOT_SRC_STAT 0xfff3cf04
Rob Herringfd7ec6e2013-06-12 22:24:52 -050019#define HB_SREG_A9_PWRDOM_STAT 0xfff3cf20
Mark Langsdorf1a707a22015-06-05 00:58:43 +010020#define HB_SREG_A15_PWR_CTRL 0xfff3c200
Rob Herringfd7ec6e2013-06-12 22:24:52 -050021
Rob Herringf9904ce2012-02-01 16:57:55 +000022#define HB_PWR_SUSPEND 0
23#define HB_PWR_SOFT_RESET 1
24#define HB_PWR_HARD_RESET 2
25#define HB_PWR_SHUTDOWN 3
26
Rob Herringfd7ec6e2013-06-12 22:24:52 -050027#define PWRDOM_STAT_SATA 0x80000000
28#define PWRDOM_STAT_PCI 0x40000000
29#define PWRDOM_STAT_EMMC 0x20000000
30
Rob Herring37057562015-06-05 00:58:42 +010031#define HB_SCU_A9_PWR_NORMAL 0
32#define HB_SCU_A9_PWR_DORMANT 2
33#define HB_SCU_A9_PWR_OFF 3
34
Rob Herring73089ad2011-10-24 08:50:20 +000035DECLARE_GLOBAL_DATA_PTR;
36
Mark Langsdorff913ff52015-06-05 00:58:49 +010037void cphy_disable_overrides(void);
38
Rob Herring73089ad2011-10-24 08:50:20 +000039/*
40 * Miscellaneous platform dependent initialisations
41 */
42int board_init(void)
43{
44 icache_enable();
45
46 return 0;
47}
48
Rob Herring6fd09422011-12-15 11:15:50 +000049/* We know all the init functions have been run now */
50int board_eth_init(bd_t *bis)
51{
52 int rc = 0;
53
54#ifdef CONFIG_CALXEDA_XGMAC
55 rc += calxedaxgmac_initialize(0, 0xfff50000);
56 rc += calxedaxgmac_initialize(1, 0xfff51000);
57#endif
58 return rc;
59}
60
Ian Campbell5af74b62014-03-07 01:20:57 +000061#ifdef CONFIG_SCSI_AHCI_PLAT
62void scsi_init(void)
Rob Herring73089ad2011-10-24 08:50:20 +000063{
Rob Herringfd7ec6e2013-06-12 22:24:52 -050064 u32 reg = readl(HB_SREG_A9_PWRDOM_STAT);
Rob Herring06d00742012-02-01 16:57:57 +000065
Mark Langsdorff913ff52015-06-05 00:58:49 +010066 cphy_disable_overrides();
Rob Herringfd7ec6e2013-06-12 22:24:52 -050067 if (reg & PWRDOM_STAT_SATA) {
Scott Wood16519a32015-04-17 09:19:01 -050068 ahci_init((void __iomem *)HB_AHCI_BASE);
Simon Glass48228732017-06-14 21:28:41 -060069 scsi_scan(true);
Rob Herringfd7ec6e2013-06-12 22:24:52 -050070 }
Ian Campbell5af74b62014-03-07 01:20:57 +000071}
72#endif
73
74#ifdef CONFIG_MISC_INIT_R
75int misc_init_r(void)
76{
77 char envbuffer[16];
78 u32 boot_choice;
Rob Herring06d00742012-02-01 16:57:57 +000079
80 boot_choice = readl(HB_SREG_A9_BOOT_SRC_STAT) & 0xff;
81 sprintf(envbuffer, "bootcmd%d", boot_choice);
Simon Glass64b723f2017-08-03 12:22:12 -060082 if (env_get(envbuffer)) {
Rob Herring06d00742012-02-01 16:57:57 +000083 sprintf(envbuffer, "run bootcmd%d", boot_choice);
Simon Glass6a38e412017-08-03 12:22:09 -060084 env_set("bootcmd", envbuffer);
Rob Herring06d00742012-02-01 16:57:57 +000085 } else
Simon Glass6a38e412017-08-03 12:22:09 -060086 env_set("bootcmd", "");
Rob Herring06d00742012-02-01 16:57:57 +000087
Rob Herring73089ad2011-10-24 08:50:20 +000088 return 0;
89}
Rob Herring13b17c32013-06-12 22:24:53 -050090#endif
Rob Herring73089ad2011-10-24 08:50:20 +000091
92int dram_init(void)
93{
94 gd->ram_size = SZ_512M;
95 return 0;
96}
97
Rob Herringfd7ec6e2013-06-12 22:24:52 -050098#if defined(CONFIG_OF_BOARD_SETUP)
Simon Glass2aec3cc2014-10-23 18:58:47 -060099int ft_board_setup(void *fdt, bd_t *bd)
Rob Herringfd7ec6e2013-06-12 22:24:52 -0500100{
101 static const char disabled[] = "disabled";
102 u32 reg = readl(HB_SREG_A9_PWRDOM_STAT);
103
104 if (!(reg & PWRDOM_STAT_SATA))
105 do_fixup_by_compat(fdt, "calxeda,hb-ahci", "status",
106 disabled, sizeof(disabled), 1);
107
108 if (!(reg & PWRDOM_STAT_EMMC))
109 do_fixup_by_compat(fdt, "calxeda,hb-sdhci", "status",
110 disabled, sizeof(disabled), 1);
Simon Glass2aec3cc2014-10-23 18:58:47 -0600111
112 return 0;
Rob Herringfd7ec6e2013-06-12 22:24:52 -0500113}
114#endif
115
Mark Langsdorf1a707a22015-06-05 00:58:43 +0100116static int is_highbank(void)
117{
118 uint32_t midr;
119
120 asm volatile ("mrc p15, 0, %0, c0, c0, 0\n" : "=r"(midr));
121
122 return (midr & 0xfff0) == 0xc090;
123}
124
Rob Herring73089ad2011-10-24 08:50:20 +0000125void reset_cpu(ulong addr)
126{
Rob Herringf9904ce2012-02-01 16:57:55 +0000127 writel(HB_PWR_HARD_RESET, HB_SREG_A9_PWR_REQ);
Mark Langsdorf1a707a22015-06-05 00:58:43 +0100128 if (is_highbank())
129 writeb(HB_SCU_A9_PWR_OFF, HB_SCU_A9_PWR_STATUS);
130 else
131 writel(0x1, HB_SREG_A15_PWR_CTRL);
Rob Herring35139602012-12-02 17:06:22 +0000132
133 wfi();
Rob Herring73089ad2011-10-24 08:50:20 +0000134}
Mark Langsdorff913ff52015-06-05 00:58:49 +0100135
136/*
137 * turn off the override before transferring control to Linux, since Linux
138 * may not support spread spectrum.
139 */
140void arch_preboot_os(void)
141{
142 cphy_disable_overrides();
143}