blob: b6a6a78647a1cf9b65256b0c69a473171e534eb4 [file] [log] [blame]
Marek Vasute31d9872022-06-13 11:55:21 +02001// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause
2/*
3 * Copyright (C) 2022 Marek Vasut <marex@denx.de>
4 */
5
6#include "stm32mp15xx-dhcor-u-boot.dtsi"
7
Marek Vasute31d9872022-06-13 11:55:21 +02008/ {
9 aliases {
10 mmc0 = &sdmmc1;
11 mmc1 = &sdmmc2;
12 usb0 = &usbotg_hs;
Marek Vasute31d9872022-06-13 11:55:21 +020013 };
14
15 config {
16 dh,board-coding-gpios = <&gpioh 9 0>, <&gpioh 8 0>, <&gpioh 3 0>;
17 };
Marek Vasute31d9872022-06-13 11:55:21 +020018};
19
20&ethernet0 {
21 phy-reset-gpios = <&gpioz 2 GPIO_ACTIVE_LOW>;
22
23 mdio0 {
24 ethernet-phy@7 {
25 reset-gpios = <&gpioz 2 GPIO_ACTIVE_LOW>;
26 reset-assert-us = <11000>;
27 reset-deassert-us = <1000>;
28 };
29 };
30};
31
Marek Vasute31d9872022-06-13 11:55:21 +020032&sdmmc1 {
33 u-boot,dm-spl;
34 st,use-ckin;
35 st,cmd-gpios = <&gpiod 2 0>;
36 st,ck-gpios = <&gpioc 12 0>;
37 st,ckin-gpios = <&gpioe 4 0>;
38};
39
40&sdmmc1_b4_pins_a {
41 u-boot,dm-spl;
42 pins1 {
43 u-boot,dm-spl;
44 };
45 pins2 {
46 u-boot,dm-spl;
47 };
48};
49
50&sdmmc1_dir_pins_b {
51 u-boot,dm-spl;
52 pins1 {
53 u-boot,dm-spl;
54 };
55 pins2 {
56 u-boot,dm-spl;
57 };
58};
59
60&sdmmc2 {
61 u-boot,dm-spl;
62};
63
64&sdmmc2_b4_pins_a {
65 u-boot,dm-spl;
66 pins1 {
67 u-boot,dm-spl;
68 };
69 pins2 {
70 u-boot,dm-spl;
71 };
72};
73
74&sdmmc2_d47_pins_c {
75 u-boot,dm-spl;
76 pins {
77 u-boot,dm-spl;
78 };
79};
80
81&sdmmc3 { /* SDIO Wi-Fi */
82 status = "disabled";
83};
84
85&uart4 {
86 u-boot,dm-pre-reloc;
87};
88
89&uart4_pins_d {
90 u-boot,dm-pre-reloc;
91 pins1 {
92 u-boot,dm-pre-reloc;
93 };
94 pins2 {
95 u-boot,dm-pre-reloc;
96 /delete-property/ bias-disable;
97 bias-pull-up;
98 };
99};
100
101&usbotg_hs {
102 u-boot,force-b-session-valid;
103 hnp-srp-disable;
104};