blob: 2a29943733faa159ae95244af379b3305aa1753e [file] [log] [blame]
John Rigby6478a752010-01-25 23:12:58 -07001/*
2 * (C) Copyright 2009 DENX Software Engineering
3 * Author: John Rigby <jrigby@gmail.com>
4 *
5 * Based on imx27lite.c:
6 * Copyright (C) 2008,2009 Eric Jarrige <jorasse@users.sourceforge.net>
7 * Copyright (C) 2009 Ilya Yanok <yanok@emcraft.com>
8 * And:
9 * RedBoot tx25_misc.c Copyright (C) 2009 Red Hat
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 *
26 */
27#include <common.h>
28#include <asm/io.h>
29#include <asm/arch/imx-regs.h>
30#include <asm/arch/imx25-pinmux.h>
Fabio Estevam0fcce182011-08-29 04:27:06 +000031#include <asm/gpio.h>
Fabio Estevam45784e22011-09-06 09:05:42 +000032#include <asm/arch/sys_proto.h>
John Rigby6478a752010-01-25 23:12:58 -070033
John Rigby6478a752010-01-25 23:12:58 -070034DECLARE_GLOBAL_DATA_PTR;
35
36#ifdef CONFIG_FEC_MXC
37void tx25_fec_init(void)
38{
39 struct iomuxc_mux_ctl *muxctl;
40 struct iomuxc_pad_ctl *padctl;
41 u32 val;
42 u32 gpio_mux_mode = MX25_PIN_MUX_MODE(5);
43 struct gpio_regs *gpio4 = (struct gpio_regs *)IMX_GPIO4_BASE;
44 struct gpio_regs *gpio3 = (struct gpio_regs *)IMX_GPIO3_BASE;
45 u32 saved_rdata0_mode, saved_rdata1_mode, saved_rx_dv_mode;
46
47 debug("tx25_fec_init\n");
48 /*
49 * fec pin init is generic
50 */
51 mx25_fec_init_pins();
52
53 /*
54 * Set up the FEC_RESET_B and FEC_ENABLE GPIO pins.
55 *
56 * FEC_RESET_B: gpio4[7] is ALT 5 mode of pin D13
57 * FEC_ENABLE_B: gpio4[9] is ALT 5 mode of pin D11
58 */
59 muxctl = (struct iomuxc_mux_ctl *)IMX_IOPADMUX_BASE;
60 padctl = (struct iomuxc_pad_ctl *)IMX_IOPADCTL_BASE;
61
62 writel(gpio_mux_mode, &muxctl->pad_d13);
63 writel(gpio_mux_mode, &muxctl->pad_d11);
64
65 writel(0x0, &padctl->pad_d13);
66 writel(0x0, &padctl->pad_d11);
67
68 /* drop PHY power and assert reset (low) */
Matthias Weisser7084b1e2011-07-06 00:28:32 +000069 val = readl(&gpio4->gpio_dr) & ~((1 << 7) | (1 << 9));
70 writel(val, &gpio4->gpio_dr);
71 val = readl(&gpio4->gpio_dir) | (1 << 7) | (1 << 9);
72 writel(val, &gpio4->gpio_dir);
John Rigby6478a752010-01-25 23:12:58 -070073
74 mdelay(5);
75
76 debug("resetting phy\n");
77
78 /* turn on PHY power leaving reset asserted */
Matthias Weisser7084b1e2011-07-06 00:28:32 +000079 val = readl(&gpio4->gpio_dr) | 1 << 9;
80 writel(val, &gpio4->gpio_dr);
John Rigby6478a752010-01-25 23:12:58 -070081
82 mdelay(10);
83
84 /*
85 * Setup some strapping pins that are latched by the PHY
86 * as reset goes high.
87 *
88 * Set PHY mode to 111
89 * mode0 comes from FEC_RDATA0 which is GPIO 3_10 in mux mode 5
90 * mode1 comes from FEC_RDATA1 which is GPIO 3_11 in mux mode 5
91 * mode2 is tied high so nothing to do
92 *
93 * Turn on RMII mode
94 * RMII mode is selected by FEC_RX_DV which is GPIO 3_12 in mux mode
95 */
96 /*
97 * save three current mux modes and set each to gpio mode
98 */
99 saved_rdata0_mode = readl(&muxctl->pad_fec_rdata0);
100 saved_rdata1_mode = readl(&muxctl->pad_fec_rdata1);
101 saved_rx_dv_mode = readl(&muxctl->pad_fec_rx_dv);
102
103 writel(gpio_mux_mode, &muxctl->pad_fec_rdata0);
104 writel(gpio_mux_mode, &muxctl->pad_fec_rdata1);
105 writel(gpio_mux_mode, &muxctl->pad_fec_rx_dv);
106
107 /*
108 * set each to 1 and make each an output
109 */
Matthias Weisser7084b1e2011-07-06 00:28:32 +0000110 val = readl(&gpio3->gpio_dr) | (1 << 10) | (1 << 11) | (1 << 12);
111 writel(val, &gpio3->gpio_dr);
112 val = readl(&gpio3->gpio_dir) | (1 << 10) | (1 << 11) | (1 << 12);
113 writel(val, &gpio3->gpio_dir);
John Rigby6478a752010-01-25 23:12:58 -0700114
115 mdelay(22); /* this value came from RedBoot */
116
117 /*
118 * deassert PHY reset
119 */
Matthias Weisser7084b1e2011-07-06 00:28:32 +0000120 val = readl(&gpio4->gpio_dr) | 1 << 7;
121 writel(val, &gpio4->gpio_dr);
122 writel(val, &gpio4->gpio_dr);
John Rigby6478a752010-01-25 23:12:58 -0700123
124 mdelay(5);
125
126 /*
127 * set FEC pins back
128 */
129 writel(saved_rdata0_mode, &muxctl->pad_fec_rdata0);
130 writel(saved_rdata1_mode, &muxctl->pad_fec_rdata1);
131 writel(saved_rx_dv_mode, &muxctl->pad_fec_rx_dv);
132}
133#else
134#define tx25_fec_init()
135#endif
136
137int board_init()
138{
139#ifdef CONFIG_MXC_UART
Fabio Estevam59e6fc52011-03-02 10:14:27 +0100140 mx25_uart1_init_pins();
John Rigby6478a752010-01-25 23:12:58 -0700141#endif
Anatolij Gustschinaf3e12a2010-04-21 13:52:38 +0200142 /* board id for linux */
Anatolij Gustschinaf3e12a2010-04-21 13:52:38 +0200143 gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
John Rigby6478a752010-01-25 23:12:58 -0700144 return 0;
145}
146
147int board_late_init(void)
148{
149 tx25_fec_init();
150 return 0;
151}
152
Fabio Estevamf231efb2011-10-13 05:34:59 +0000153int dram_init(void)
John Rigby6478a752010-01-25 23:12:58 -0700154{
Heiko Schocher0e2412a2010-09-17 13:10:42 +0200155 /* dram_init must store complete ramsize in gd->ram_size */
Albert ARIBAUDa9606732011-07-03 05:55:33 +0000156 gd->ram_size = get_ram_size((void *)PHYS_SDRAM_1,
Heiko Schocher0e2412a2010-09-17 13:10:42 +0200157 PHYS_SDRAM_1_SIZE);
158 return 0;
159}
John Rigby6478a752010-01-25 23:12:58 -0700160
Heiko Schocher0e2412a2010-09-17 13:10:42 +0200161void dram_init_banksize(void)
162{
John Rigby6478a752010-01-25 23:12:58 -0700163 gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
Albert ARIBAUDa9606732011-07-03 05:55:33 +0000164 gd->bd->bi_dram[0].size = get_ram_size((void *)PHYS_SDRAM_1,
John Rigby6478a752010-01-25 23:12:58 -0700165 PHYS_SDRAM_1_SIZE);
166#if CONFIG_NR_DRAM_BANKS > 1
167 gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
Albert ARIBAUDa9606732011-07-03 05:55:33 +0000168 gd->bd->bi_dram[1].size = get_ram_size((void *)PHYS_SDRAM_2,
John Rigby6478a752010-01-25 23:12:58 -0700169 PHYS_SDRAM_2_SIZE);
Heiko Schocher0e2412a2010-09-17 13:10:42 +0200170#else
John Rigby6478a752010-01-25 23:12:58 -0700171
Heiko Schocher0e2412a2010-09-17 13:10:42 +0200172#endif
John Rigby6478a752010-01-25 23:12:58 -0700173}
174
175int checkboard(void)
176{
177 printf("KARO TX25\n");
178 return 0;
179}