blob: 4c6cc9fef08d4b8e7427e96efd0d0ad8c409ba59 [file] [log] [blame]
Michal Simek952d5142007-03-11 13:42:58 +01001/*
Michal Simek22076ab2008-03-28 11:53:02 +01002 * (C) Copyright 2007-2008 Michal Simek
Michal Simek952d5142007-03-11 13:42:58 +01003 *
Michal Simekd83d07e2007-09-24 00:30:42 +02004 * Michal SIMEK <monstr@monstr.eu>
Michal Simek952d5142007-03-11 13:42:58 +01005 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24
25#ifndef __CONFIG_H
26#define __CONFIG_H
27
Michal Simek87ed95b2008-12-19 13:14:05 +010028#include "../board/xilinx/microblaze-generic/xparameters.h"
Michal Simek952d5142007-03-11 13:42:58 +010029
30#define CONFIG_MICROBLAZE 1 /* MicroBlaze CPU */
Michal Simek3af398e2007-05-08 14:52:52 +020031#define MICROBLAZE_V5 1
Michal Simek952d5142007-03-11 13:42:58 +010032
33/* uart */
Michal Simek6b12d2f2008-03-28 12:13:03 +010034#ifdef XILINX_UARTLITE_BASEADDR
Michal Simek0d141652008-12-19 13:25:55 +010035 #define CONFIG_XILINX_UARTLITE
36 #define CONFIG_SERIAL_BASE XILINX_UARTLITE_BASEADDR
37 #define CONFIG_BAUDRATE XILINX_UARTLITE_BAUDRATE
38 #define CONFIG_SYS_BAUDRATE_TABLE { CONFIG_BAUDRATE }
39 #define CONSOLE_ARG "console=console=ttyUL0,115200\0"
Michal Simek16984962008-11-24 11:43:00 +010040#elif XILINX_UART16550_BASEADDR
Michal Simek0d141652008-12-19 13:25:55 +010041 #define CONFIG_SYS_NS16550 1
42 #define CONFIG_SYS_NS16550_SERIAL
43 #define CONFIG_SYS_NS16550_REG_SIZE -4
44 #define CONFIG_CONS_INDEX 1
45 #define CONFIG_SYS_NS16550_COM1 (XILINX_UART16550_BASEADDR + 0x1000 + 0x3)
46 #define CONFIG_SYS_NS16550_CLK XILINX_UART16550_CLOCK_HZ
47 #define CONFIG_BAUDRATE 115200
Michal Simek16984962008-11-24 11:43:00 +010048
Michal Simek0d141652008-12-19 13:25:55 +010049 /* The following table includes the supported baudrates */
50 #define CONFIG_SYS_BAUDRATE_TABLE \
51 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400}
52 #define CONSOLE_ARG "console=console=ttyS0,115200\0"
Michal Simek16984962008-11-24 11:43:00 +010053#else
Michal Simek0d141652008-12-19 13:25:55 +010054 #error Undefined uart
Michal Simek6b12d2f2008-03-28 12:13:03 +010055#endif
Michal Simek952d5142007-03-11 13:42:58 +010056
57/* setting reset address */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020058/*#define CONFIG_SYS_RESET_ADDRESS TEXT_BASE*/
Michal Simek952d5142007-03-11 13:42:58 +010059
Michal Simek1f0c40c2007-03-26 01:39:07 +020060/* ethernet */
Michal Simek859723d2008-03-28 11:04:01 +010061#ifdef XILINX_EMAC_BASEADDR
Michal Simek0d141652008-12-19 13:25:55 +010062 #define CONFIG_XILINX_EMAC 1
63 #define CONFIG_SYS_ENET
64#elif XILINX_EMACLITE_BASEADDR
65 #define CONFIG_XILINX_EMACLITE 1
66 #define CONFIG_SYS_ENET
67#elif XILINX_LLTEMAC_BASEADDR
68 #define CONFIG_XILINX_LL_TEMAC 1
69 #define CONFIG_SYS_ENET
Michal Simek859723d2008-03-28 11:04:01 +010070#endif
Michal Simek0d141652008-12-19 13:25:55 +010071
Michal Simek859723d2008-03-28 11:04:01 +010072#undef ET_DEBUG
Michal Simek1f0c40c2007-03-26 01:39:07 +020073
Michal Simek952d5142007-03-11 13:42:58 +010074/* gpio */
Michal Simekd9a7e0d2008-03-28 11:22:48 +010075#ifdef XILINX_GPIO_BASEADDR
Michal Simek0d141652008-12-19 13:25:55 +010076 #define CONFIG_SYS_GPIO_0 1
77 #define CONFIG_SYS_GPIO_0_ADDR XILINX_GPIO_BASEADDR
Michal Simekd9a7e0d2008-03-28 11:22:48 +010078#endif
Michal Simek952d5142007-03-11 13:42:58 +010079
80/* interrupt controller */
Michal Simek09b99062008-05-04 15:42:41 +020081#ifdef XILINX_INTC_BASEADDR
Michal Simek0d141652008-12-19 13:25:55 +010082 #define CONFIG_SYS_INTC_0 1
83 #define CONFIG_SYS_INTC_0_ADDR XILINX_INTC_BASEADDR
84 #define CONFIG_SYS_INTC_0_NUM XILINX_INTC_NUM_INTR_INPUTS
Michal Simek09b99062008-05-04 15:42:41 +020085#endif
Michal Simek952d5142007-03-11 13:42:58 +010086
87/* timer */
Michal Simek09b99062008-05-04 15:42:41 +020088#ifdef XILINX_TIMER_BASEADDR
Michal Simek0d141652008-12-19 13:25:55 +010089 #if (XILINX_TIMER_IRQ != -1)
90 #define CONFIG_SYS_TIMER_0 1
91 #define CONFIG_SYS_TIMER_0_ADDR XILINX_TIMER_BASEADDR
92 #define CONFIG_SYS_TIMER_0_IRQ XILINX_TIMER_IRQ
93 #define FREQUENCE XILINX_CLOCK_FREQ
94 #define CONFIG_SYS_TIMER_0_PRELOAD ( FREQUENCE/1000 )
95 #endif
96#elif XILINX_CLOCK_FREQ
97 #define CONFIG_XILINX_CLOCK_FREQ XILINX_CLOCK_FREQ
Michal Simek09b99062008-05-04 15:42:41 +020098#else
Michal Simek0d141652008-12-19 13:25:55 +010099 #error BAD CLOCK FREQ
Michal Simek09b99062008-05-04 15:42:41 +0200100#endif
Michal Simek9c817f82007-05-07 19:33:51 +0200101/* FSL */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200102/* #define CONFIG_SYS_FSL_2 */
Michal Simek22076ab2008-03-28 11:53:02 +0100103/* #define FSL_INTR_2 1 */
Michal Simek9c817f82007-05-07 19:33:51 +0200104
Michal Simek952d5142007-03-11 13:42:58 +0100105/*
106 * memory layout - Example
107 * TEXT_BASE = 0x1200_0000;
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200108 * CONFIG_SYS_SRAM_BASE = 0x1000_0000;
109 * CONFIG_SYS_SRAM_SIZE = 0x0400_0000;
Michal Simek952d5142007-03-11 13:42:58 +0100110 *
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200111 * CONFIG_SYS_GBL_DATA_OFFSET = 0x1000_0000 + 0x0400_0000 - 0x1000 = 0x13FF_F000
112 * CONFIG_SYS_MONITOR_BASE = 0x13FF_F000 - 0x40000 = 0x13FB_F000
113 * CONFIG_SYS_MALLOC_BASE = 0x13FB_F000 - 0x40000 = 0x13F7_F000
Michal Simek952d5142007-03-11 13:42:58 +0100114 *
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200115 * 0x1000_0000 CONFIG_SYS_SDRAM_BASE
Michal Simek952d5142007-03-11 13:42:58 +0100116 * FREE
117 * 0x1200_0000 TEXT_BASE
118 * U-BOOT code
119 * 0x1202_0000
120 * FREE
121 *
122 * STACK
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200123 * 0x13F7_F000 CONFIG_SYS_MALLOC_BASE
Michal Simek1f0c40c2007-03-26 01:39:07 +0200124 * MALLOC_AREA 256kB Alloc
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200125 * 0x11FB_F000 CONFIG_SYS_MONITOR_BASE
Michal Simek1f0c40c2007-03-26 01:39:07 +0200126 * MONITOR_CODE 256kB Env
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200127 * 0x13FF_F000 CONFIG_SYS_GBL_DATA_OFFSET
Michal Simek53d424b2007-09-24 00:41:30 +0200128 * GLOBAL_DATA 4kB bd, gd
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200129 * 0x1400_0000 CONFIG_SYS_SDRAM_BASE + CONFIG_SYS_SDRAM_SIZE
Michal Simek952d5142007-03-11 13:42:58 +0100130 */
131
132/* ddr sdram - main memory */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200133#define CONFIG_SYS_SDRAM_BASE XILINX_RAM_START
134#define CONFIG_SYS_SDRAM_SIZE XILINX_RAM_SIZE
135#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
136#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x1000)
Michal Simek952d5142007-03-11 13:42:58 +0100137
138/* global pointer */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200139#define CONFIG_SYS_GBL_DATA_SIZE 0x1000 /* size of global data */
Michal Simek562ce292007-04-21 21:07:22 +0200140/* start of global data */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200141#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_SDRAM_BASE + CONFIG_SYS_SDRAM_SIZE - CONFIG_SYS_GBL_DATA_SIZE)
Michal Simek952d5142007-03-11 13:42:58 +0100142
143/* monitor code */
144#define SIZE 0x40000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200145#define CONFIG_SYS_MONITOR_LEN SIZE
146#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_GBL_DATA_OFFSET - CONFIG_SYS_MONITOR_LEN)
147#define CONFIG_SYS_MONITOR_END (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
148#define CONFIG_SYS_MALLOC_LEN SIZE
149#define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MONITOR_BASE - CONFIG_SYS_MALLOC_LEN)
Michal Simek952d5142007-03-11 13:42:58 +0100150
151/* stack */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200152#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_MONITOR_BASE
Michal Simek952d5142007-03-11 13:42:58 +0100153
154/*#define RAMENV */
155#define FLASH
156
157#ifdef FLASH
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200158 #define CONFIG_SYS_FLASH_BASE XILINX_FLASH_START
159 #define CONFIG_SYS_FLASH_SIZE XILINX_FLASH_SIZE
160 #define CONFIG_SYS_FLASH_CFI 1
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +0200161 #define CONFIG_FLASH_CFI_DRIVER 1
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200162 #define CONFIG_SYS_FLASH_EMPTY_INFO 1 /* ?empty sector */
163 #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
Michal Simek0d141652008-12-19 13:25:55 +0100164 #define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200165 #define CONFIG_SYS_FLASH_PROTECTION /* hardware flash protection */
Michal Simek952d5142007-03-11 13:42:58 +0100166
167 #ifdef RAMENV
Jean-Christophe PLAGNIOL-VILLARD68a87562008-09-10 22:48:00 +0200168 #define CONFIG_ENV_IS_NOWHERE 1
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200169 #define CONFIG_ENV_SIZE 0x1000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200170 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE)
Michal Simek952d5142007-03-11 13:42:58 +0100171
172 #else /* !RAMENV */
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200173 #define CONFIG_ENV_IS_IN_FLASH 1
Michal Simek0d141652008-12-19 13:25:55 +0100174 #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K(one sector) for env */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200175 #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + (2 * CONFIG_ENV_SECT_SIZE))
Michal Simek0d141652008-12-19 13:25:55 +0100176 #define CONFIG_ENV_SIZE 0x20000
Michal Simek952d5142007-03-11 13:42:58 +0100177 #endif /* !RAMBOOT */
178#else /* !FLASH */
179 /* ENV in RAM */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200180 #define CONFIG_SYS_NO_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD68a87562008-09-10 22:48:00 +0200181 #define CONFIG_ENV_IS_NOWHERE 1
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200182 #define CONFIG_ENV_SIZE 0x1000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200183 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE)
184 #define CONFIG_SYS_FLASH_PROTECTION /* hardware flash protection */
Michal Simek952d5142007-03-11 13:42:58 +0100185#endif /* !FLASH */
186
Michal Simek53d424b2007-09-24 00:41:30 +0200187/* system ace */
188#ifdef XILINX_SYSACE_BASEADDR
189 #define CONFIG_SYSTEMACE
190 /* #define DEBUG_SYSTEMACE */
191 #define SYSTEMACE_CONFIG_FPGA
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200192 #define CONFIG_SYS_SYSTEMACE_BASE XILINX_SYSACE_BASEADDR
193 #define CONFIG_SYS_SYSTEMACE_WIDTH XILINX_SYSACE_MEM_WIDTH
Michal Simek53d424b2007-09-24 00:41:30 +0200194 #define CONFIG_DOS_PARTITION
195#endif
196
Michal Simekf95f6dc2009-01-05 13:29:32 +0100197#if defined(XILINX_USE_ICACHE)
198 #define CONFIG_ICACHE
199#else
200 #undef CONFIG_ICACHE
201#endif
202
203#if defined(XILINX_USE_DCACHE)
204 #define CONFIG_DCACHE
205#else
206 #undef CONFIG_DCACHE
207#endif
208
Jon Loeliger316d2342007-07-04 22:33:01 -0500209/*
Jon Loeliger5c4ddae2007-07-10 10:12:10 -0500210 * BOOTP options
211 */
212#define CONFIG_BOOTP_BOOTFILESIZE
213#define CONFIG_BOOTP_BOOTPATH
214#define CONFIG_BOOTP_GATEWAY
215#define CONFIG_BOOTP_HOSTNAME
Michal Simek952d5142007-03-11 13:42:58 +0100216
Jon Loeliger5c4ddae2007-07-10 10:12:10 -0500217/*
Jon Loeliger316d2342007-07-04 22:33:01 -0500218 * Command line configuration.
219 */
220#include <config_cmd_default.h>
221
222#define CONFIG_CMD_ASKENV
Jon Loeliger316d2342007-07-04 22:33:01 -0500223#define CONFIG_CMD_IRQ
Jon Loeliger316d2342007-07-04 22:33:01 -0500224#define CONFIG_CMD_MFSL
Michal Simek0d141652008-12-19 13:25:55 +0100225#define CONFIG_CMD_ECHO
Michal Simek09b99062008-05-04 15:42:41 +0200226
Michal Simekf95f6dc2009-01-05 13:29:32 +0100227#if defined(CONFIG_DCACHE) || defined(CONFIG_ICACHE)
228 #define CONFIG_CMD_CACHE
229#else
230 #undef CONFIG_CMD_CACHE
231#endif
232
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200233#ifndef CONFIG_SYS_ENET
Michal Simek09b99062008-05-04 15:42:41 +0200234 #undef CONFIG_CMD_NET
235#else
236 #define CONFIG_CMD_PING
237#endif
Michal Simek53d424b2007-09-24 00:41:30 +0200238
239#if defined(CONFIG_SYSTEMACE)
240 #define CONFIG_CMD_EXT2
241 #define CONFIG_CMD_FAT
242#endif
Michal Simek952d5142007-03-11 13:42:58 +0100243
Jon Loeliger316d2342007-07-04 22:33:01 -0500244#if defined(FLASH)
245 #define CONFIG_CMD_ECHO
246 #define CONFIG_CMD_FLASH
247 #define CONFIG_CMD_IMLS
248 #define CONFIG_CMD_JFFS2
249
250 #if !defined(RAMENV)
251 #define CONFIG_CMD_ENV
252 #define CONFIG_CMD_SAVES
Michal Simek952d5142007-03-11 13:42:58 +0100253 #endif
Michal Simek53d424b2007-09-24 00:41:30 +0200254#else
Michal Simek0d141652008-12-19 13:25:55 +0100255 #undef CONFIG_CMD_IMLS
Michal Simek53d424b2007-09-24 00:41:30 +0200256 #undef CONFIG_CMD_FLASH
Michal Simek0d141652008-12-19 13:25:55 +0100257 #undef CONFIG_CMD_JFFS2
Jon Loeliger316d2342007-07-04 22:33:01 -0500258#endif
Michal Simek952d5142007-03-11 13:42:58 +0100259
Jon Loeliger316d2342007-07-04 22:33:01 -0500260#if defined(CONFIG_CMD_JFFS2)
Michal Simekab340232007-04-24 23:01:02 +0200261/* JFFS2 partitions */
262#define CONFIG_JFFS2_CMDLINE /* mtdparts command line support */
263#define MTDIDS_DEFAULT "nor0=ml401-0"
264
265/* default mtd partition table */
266#define MTDPARTS_DEFAULT "mtdparts=ml401-0:256k(u-boot),"\
267 "256k(env),3m(kernel),1m(romfs),"\
268 "1m(cramfs),-(jffs2)"
269#endif
270
Michal Simek952d5142007-03-11 13:42:58 +0100271/* Miscellaneous configurable options */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200272#define CONFIG_SYS_PROMPT "U-Boot-mONStR> "
273#define CONFIG_SYS_CBSIZE 512 /* size of console buffer */
274#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) /* print buffer size */
275#define CONFIG_SYS_MAXARGS 15 /* max number of command args */
276#define CONFIG_SYS_LONGHELP
Michal Simek0d141652008-12-19 13:25:55 +0100277#define CONFIG_SYS_LOAD_ADDR XILINX_RAM_START /* default load address */
Michal Simek952d5142007-03-11 13:42:58 +0100278
Michal Simek0d141652008-12-19 13:25:55 +0100279#define CONFIG_BOOTDELAY -1 /* -1 disables auto-boot */
Michal Simek952d5142007-03-11 13:42:58 +0100280#define CONFIG_BOOTARGS "root=romfs"
Michal Simek0d141652008-12-19 13:25:55 +0100281#define CONFIG_HOSTNAME XILINX_BOARD_NAME
Michal Simek53d424b2007-09-24 00:41:30 +0200282#define CONFIG_BOOTCOMMAND "base 0;tftp 11000000 image.img;bootm"
Michal Simek952d5142007-03-11 13:42:58 +0100283#define CONFIG_IPADDR 192.168.0.3
Michal Simek53d424b2007-09-24 00:41:30 +0200284#define CONFIG_SERVERIP 192.168.0.5
285#define CONFIG_GATEWAYIP 192.168.0.1
Michal Simek952d5142007-03-11 13:42:58 +0100286#define CONFIG_ETHADDR 00:E0:0C:00:00:FD
287
288/* architecture dependent code */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200289#define CONFIG_SYS_USR_EXCEP /* user exception */
290#define CONFIG_SYS_HZ 1000
Michal Simek952d5142007-03-11 13:42:58 +0100291
Michal Simek0d141652008-12-19 13:25:55 +0100292#define CONFIG_PREBOOT "echo U-BOOT for $(hostname);setenv preboot;echo"
Michal Simekab340232007-04-24 23:01:02 +0200293
294#define CONFIG_EXTRA_ENV_SETTINGS "unlock=yes\0" /* hardware flash protection */\
295 "nor0=ml401-0\0"\
296 "mtdparts=mtdparts=ml401-0:"\
297 "256k(u-boot),256k(env),3m(kernel),"\
298 "1m(romfs),1m(cramfs),-(jffs2)\0"
299
Michal Simek22076ab2008-03-28 11:53:02 +0100300#define CONFIG_CMDLINE_EDITING
Michal Simek22076ab2008-03-28 11:53:02 +0100301
Michal Simek952d5142007-03-11 13:42:58 +0100302#endif /* __CONFIG_H */