blob: 31b9f038b52379db2241b472deba48bd778a8553 [file] [log] [blame]
wdenk4e7a58a2003-12-07 19:24:00 +00001/*
2 * (C) Copyright 2001
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24
25#ifndef __CONFIG_H
26#define __CONFIG_H
27
28#define MV_VERSION "v0.2.0"
29
30/* LED0 = Power , LED1 = Error , LED2-5 = error code, LED6-7=00 -->PPCBoot error */
Wolfgang Denka1be4762008-05-20 16:00:29 +020031#define ERR_NONE 0
32#define ERR_ENV 1
33#define ERR_BOOTM_BADMAGIC 2
34#define ERR_BOOTM_BADCRC 3
35#define ERR_BOOTM_GUNZIP 4
wdenk4e7a58a2003-12-07 19:24:00 +000036#define ERR_BOOTP_TIMEOUT 5
Wolfgang Denka1be4762008-05-20 16:00:29 +020037#define ERR_DHCP 6
38#define ERR_TFTP 7
39#define ERR_NOLAN 8
40#define ERR_LANDRV 9
wdenk4e7a58a2003-12-07 19:24:00 +000041
42#define CONFIG_BOARD_TYPES 1
43#define MVBLUE_BOARD_BOX 1
44#define MVBLUE_BOARD_LYNX 2
45
46#if 0
47#define ERR_LED(code) do { if (code) \
Wolfgang Denka1be4762008-05-20 16:00:29 +020048 *(volatile char *)(0xff000003) = ( 3 | (code<<4) ) & 0xf3; \
49 else \
50 *(volatile char *)(0xff000003) = ( 1 ); \
51} while(0)
wdenk4e7a58a2003-12-07 19:24:00 +000052#else
53#define ERR_LED(code)
54#endif
55
wdenk4e7a58a2003-12-07 19:24:00 +000056#define CONFIG_MPC824X 1
57#define CONFIG_MPC8245 1
58#define CONFIG_MVBLUE 1
59
60#define CONFIG_CLOCKS_IN_MHZ 1
61
Stefan Roese37628252008-08-06 14:05:38 +020062#define CONFIG_BOARD_TYPES 1
wdenk4e7a58a2003-12-07 19:24:00 +000063
64#define CONFIG_CONS_INDEX 1
65#define CONFIG_BAUDRATE 115200
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020066#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
wdenk4e7a58a2003-12-07 19:24:00 +000067
Stefan Roese37628252008-08-06 14:05:38 +020068#define CONFIG_BOOTDELAY 3
wdenk4e7a58a2003-12-07 19:24:00 +000069#define CONFIG_BOOT_RETRY_TIME -1
70
71#define CONFIG_AUTOBOOT_KEYED
Stefan Roese37628252008-08-06 14:05:38 +020072#define CONFIG_AUTOBOOT_PROMPT \
73 "autoboot in %d seconds (stop with 's')...\n", bootdelay
wdenk1ebf41e2004-01-02 14:00:00 +000074#define CONFIG_AUTOBOOT_STOP_STR "s"
wdenk4e7a58a2003-12-07 19:24:00 +000075#define CONFIG_ZERO_BOOTDELAY_CHECK
76#define CONFIG_RESET_TO_RETRY 60
77
wdenk4e7a58a2003-12-07 19:24:00 +000078
Jon Loeliger446e1f52007-07-08 14:14:17 -050079/*
80 * Command line configuration.
81 */
wdenk4e7a58a2003-12-07 19:24:00 +000082
Jon Loeliger446e1f52007-07-08 14:14:17 -050083#define CONFIG_CMD_ASKENV
84#define CONFIG_CMD_BOOTD
85#define CONFIG_CMD_CACHE
86#define CONFIG_CMD_DHCP
87#define CONFIG_CMD_ECHO
88#define CONFIG_CMD_ENV
89#define CONFIG_CMD_FLASH
90#define CONFIG_CMD_IMI
91#define CONFIG_CMD_IRQ
92#define CONFIG_CMD_NET
93#define CONFIG_CMD_PCI
94#define CONFIG_CMD_RUN
wdenk4e7a58a2003-12-07 19:24:00 +000095
Jon Loeliger446e1f52007-07-08 14:14:17 -050096
Jon Loeligerdf5f5442007-07-09 21:24:19 -050097/*
98 * BOOTP options
99 */
100#define CONFIG_BOOTP_SUBNETMASK
101#define CONFIG_BOOTP_GATEWAY
102#define CONFIG_BOOTP_HOSTNAME
103#define CONFIG_BOOTP_BOOTPATH
104#define CONFIG_BOOTP_BOOTFILESIZE
105#define CONFIG_BOOTP_SUBNETMASK
106#define CONFIG_BOOTP_GATEWAY
107#define CONFIG_BOOTP_HOSTNAME
108#define CONFIG_BOOTP_NISDOMAIN
109#define CONFIG_BOOTP_BOOTPATH
110#define CONFIG_BOOTP_DNS
111#define CONFIG_BOOTP_DNS2
112#define CONFIG_BOOTP_SEND_HOSTNAME
113#define CONFIG_BOOTP_NTPSERVER
114#define CONFIG_BOOTP_TIMEOFFSET
115
wdenk4e7a58a2003-12-07 19:24:00 +0000116
117/*
118 * Miscellaneous configurable options
119 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200120#define CONFIG_SYS_LONGHELP /* undef to save memory */
121#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
122#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenk4e7a58a2003-12-07 19:24:00 +0000123
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200124#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
125#define CONFIG_SYS_MAXARGS 16 /* Max number of command args */
126#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
127#define CONFIG_SYS_LOAD_ADDR 0x00100000 /* Default load address */
wdenk4e7a58a2003-12-07 19:24:00 +0000128
Wolfgang Denka1be4762008-05-20 16:00:29 +0200129#define CONFIG_BOOTCOMMAND "run nfsboot"
wdenk4e7a58a2003-12-07 19:24:00 +0000130#define CONFIG_BOOTARGS "root=/dev/mtdblock5 ro rootfstype=jffs2"
131
Wolfgang Denka1be4762008-05-20 16:00:29 +0200132#define CONFIG_NFSBOOTCOMMAND "bootp; run nfsargs addcons;bootm"
wdenk4e7a58a2003-12-07 19:24:00 +0000133
wdenk1ebf41e2004-01-02 14:00:00 +0000134#define CONFIG_EXTRA_ENV_SETTINGS \
135 "console_nr=0\0" \
136 "dhcp_client_id=mvBOX-XP\0" \
137 "dhcp_vendor-class-identifier=mvBOX\0" \
138 "adminboot=setenv bootargs root=/dev/mtdblock5 rw rootfstype=jffs2;run addcons;bootm ffc00000\0" \
139 "flashboot=setenv bootargs root=/dev/mtdblock5 ro rootfstype=jffs2;run addcons;bootm ffc00000\0" \
140 "safeboot=setenv bootargs root=/dev/mtdblock2 rw rootfstype=cramfs;run addcons;bootm ffc00000\0" \
141 "hdboot=setenv bootargs root=/dev/hda1;run addcons;bootm ffc00000\0" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +0100142 "nfsargs=setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \
143 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off\0" \
144 "addcons=setenv bootargs ${bootargs} console=ttyS${console_nr},${baudrate}N8\0" \
wdenk4e7a58a2003-12-07 19:24:00 +0000145 "mv_version=" MV_VERSION "\0" \
wdenk1ebf41e2004-01-02 14:00:00 +0000146 "bootretry=30\0"
wdenk4e7a58a2003-12-07 19:24:00 +0000147
148#define CONFIG_OVERWRITE_ETHADDR_ONCE
149
150/*-----------------------------------------------------------------------
151 * PCI stuff
152 *-----------------------------------------------------------------------
153 */
154
wdenk1ebf41e2004-01-02 14:00:00 +0000155#define CONFIG_PCI
wdenk4e7a58a2003-12-07 19:24:00 +0000156#define CONFIG_PCI_PNP
157#define CONFIG_PCI_SCAN_SHOW
158
wdenk1ebf41e2004-01-02 14:00:00 +0000159#define CONFIG_NET_MULTI
Wolfgang Denka1be4762008-05-20 16:00:29 +0200160#define CONFIG_NET_RETRY_COUNT 5
wdenk4e7a58a2003-12-07 19:24:00 +0000161
162#define CONFIG_TULIP
163#define CONFIG_TULIP_FIX_DAVICOM 1
Wolfgang Denka1be4762008-05-20 16:00:29 +0200164#define CONFIG_ETHADDR b6:b4:45:eb:fb:c0
wdenk4e7a58a2003-12-07 19:24:00 +0000165
166#define CONFIG_HW_WATCHDOG
167
168/*-----------------------------------------------------------------------
169 * Start addresses for the final memory configuration
170 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200171 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenk4e7a58a2003-12-07 19:24:00 +0000172 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200173#define CONFIG_SYS_SDRAM_BASE 0x00000000
wdenk4e7a58a2003-12-07 19:24:00 +0000174
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200175#define CONFIG_SYS_FLASH_BASE 0xFFF00000
176#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
wdenk4e7a58a2003-12-07 19:24:00 +0000177
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200178#define CONFIG_SYS_RESET_ADDRESS 0xFFF00100
179#define CONFIG_SYS_EUMB_ADDR 0xFC000000
wdenk4e7a58a2003-12-07 19:24:00 +0000180
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200181#define CONFIG_SYS_MONITOR_LEN 0x00100000
182#define CONFIG_SYS_MALLOC_LEN (512 << 10) /* Reserve some kB for malloc() */
wdenk4e7a58a2003-12-07 19:24:00 +0000183
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200184#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
185#define CONFIG_SYS_MEMTEST_END 0x00800000 /* 1M ... 8M in DRAM */
wdenk4e7a58a2003-12-07 19:24:00 +0000186
187/* Maximum amount of RAM. */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200188#define CONFIG_SYS_MAX_RAM_SIZE 0x10000000 /* 0 .. 256MB of (S)DRAM */
wdenk4e7a58a2003-12-07 19:24:00 +0000189
190
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200191#if CONFIG_SYS_MONITOR_BASE >= CONFIG_SYS_FLASH_BASE
192#undef CONFIG_SYS_RAMBOOT
wdenk4e7a58a2003-12-07 19:24:00 +0000193#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200194#define CONFIG_SYS_RAMBOOT
wdenk4e7a58a2003-12-07 19:24:00 +0000195#endif
196
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200197#define CONFIG_SYS_ISA_IO 0xFE000000
wdenk4e7a58a2003-12-07 19:24:00 +0000198
199/*
200 * serial configuration
201 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200202#define CONFIG_SYS_NS16550
203#define CONFIG_SYS_NS16550_SERIAL
wdenk4e7a58a2003-12-07 19:24:00 +0000204
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200205#define CONFIG_SYS_NS16550_REG_SIZE 1
wdenk4e7a58a2003-12-07 19:24:00 +0000206
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200207#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
wdenk4e7a58a2003-12-07 19:24:00 +0000208
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200209#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_EUMB_ADDR + 0x4500)
210#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_EUMB_ADDR + 0x4600)
wdenk4e7a58a2003-12-07 19:24:00 +0000211
212/*-----------------------------------------------------------------------
213 * Definitions for initial stack pointer and data area
214 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200215#define CONFIG_SYS_INIT_RAM_ADDR 0x40000000
216#define CONFIG_SYS_INIT_RAM_END 0x1000
217#define CONFIG_SYS_GBL_DATA_SIZE 128
218#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
wdenk4e7a58a2003-12-07 19:24:00 +0000219
220/*
221 * Low Level Configuration Settings
222 * (address mappings, register initial values, etc.)
223 * You should know what you are doing if you make changes here.
224 * For the detail description refer to the MPC8240 user's manual.
225 */
226
wdenk1ebf41e2004-01-02 14:00:00 +0000227#define CONFIG_SYS_CLK_FREQ 33000000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200228#define CONFIG_SYS_HZ 10000
wdenk4e7a58a2003-12-07 19:24:00 +0000229
230/* Bit-field values for MCCR1. */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200231#define CONFIG_SYS_ROMNAL 7
232#define CONFIG_SYS_ROMFAL 11
wdenk4e7a58a2003-12-07 19:24:00 +0000233
234/* Bit-field values for MCCR2. */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200235#define CONFIG_SYS_TSWAIT 0x5
236#define CONFIG_SYS_REFINT 430
wdenk4e7a58a2003-12-07 19:24:00 +0000237
238/* Burst To Precharge. Bits of this value go to MCCR3 and MCCR4. */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200239#define CONFIG_SYS_BSTOPRE 121
wdenk4e7a58a2003-12-07 19:24:00 +0000240
241/* Bit-field values for MCCR3. */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200242#define CONFIG_SYS_REFREC 8
wdenk4e7a58a2003-12-07 19:24:00 +0000243
244/* Bit-field values for MCCR4. */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200245#define CONFIG_SYS_PRETOACT 3
246#define CONFIG_SYS_ACTTOPRE 5
247#define CONFIG_SYS_ACTORW 3
248#define CONFIG_SYS_SDMODE_CAS_LAT 3
249#define CONFIG_SYS_REGISTERD_TYPE_BUFFER 1
250#define CONFIG_SYS_EXTROM 1
251#define CONFIG_SYS_REGDIMM 0
252#define CONFIG_SYS_DBUS_SIZE2 1
253#define CONFIG_SYS_SDMODE_WRAP 0
wdenk4e7a58a2003-12-07 19:24:00 +0000254
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200255#define CONFIG_SYS_PGMAX 0x32
256#define CONFIG_SYS_SDRAM_DSCD 0x20
wdenk4e7a58a2003-12-07 19:24:00 +0000257
258/* Memory bank settings.
259 * Only bits 20-29 are actually used from these vales to set the
260 * start/end addresses. The upper two bits will always be 0, and the lower
261 * 20 bits will be 0x00000 for a start address, or 0xfffff for an end
262 * address. Refer to the MPC8240 book.
263 */
264
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200265#define CONFIG_SYS_BANK0_START 0x00000000
266#define CONFIG_SYS_BANK0_END (CONFIG_SYS_MAX_RAM_SIZE - 1)
267#define CONFIG_SYS_BANK0_ENABLE 1
268#define CONFIG_SYS_BANK1_START 0x3ff00000
269#define CONFIG_SYS_BANK1_END 0x3fffffff
270#define CONFIG_SYS_BANK1_ENABLE 0
271#define CONFIG_SYS_BANK2_START 0x3ff00000
272#define CONFIG_SYS_BANK2_END 0x3fffffff
273#define CONFIG_SYS_BANK2_ENABLE 0
274#define CONFIG_SYS_BANK3_START 0x3ff00000
275#define CONFIG_SYS_BANK3_END 0x3fffffff
276#define CONFIG_SYS_BANK3_ENABLE 0
277#define CONFIG_SYS_BANK4_START 0x3ff00000
278#define CONFIG_SYS_BANK4_END 0x3fffffff
279#define CONFIG_SYS_BANK4_ENABLE 0
280#define CONFIG_SYS_BANK5_START 0x3ff00000
281#define CONFIG_SYS_BANK5_END 0x3fffffff
282#define CONFIG_SYS_BANK5_ENABLE 0
283#define CONFIG_SYS_BANK6_START 0x3ff00000
284#define CONFIG_SYS_BANK6_END 0x3fffffff
285#define CONFIG_SYS_BANK6_ENABLE 0
286#define CONFIG_SYS_BANK7_START 0x3ff00000
287#define CONFIG_SYS_BANK7_END 0x3fffffff
288#define CONFIG_SYS_BANK7_ENABLE 0
wdenk4e7a58a2003-12-07 19:24:00 +0000289
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200290#define CONFIG_SYS_ODCR 0xff
wdenk4e7a58a2003-12-07 19:24:00 +0000291
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200292#define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE)
293#define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
wdenk4e7a58a2003-12-07 19:24:00 +0000294
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200295#define CONFIG_SYS_IBAT1L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_10 | BATL_MEMCOHERENCE)
296#define CONFIG_SYS_IBAT1U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP)
wdenk4e7a58a2003-12-07 19:24:00 +0000297
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200298#define CONFIG_SYS_IBAT2L (0x80000000 | BATL_PP_10 | BATL_CACHEINHIBIT)
299#define CONFIG_SYS_IBAT2U (0x80000000 | BATU_BL_256M | BATU_VS | BATU_VP)
wdenk4e7a58a2003-12-07 19:24:00 +0000300
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200301#define CONFIG_SYS_IBAT3L (0xF0000000 | BATL_PP_10 | BATL_CACHEINHIBIT)
302#define CONFIG_SYS_IBAT3U (0xF0000000 | BATU_BL_256M | BATU_VS | BATU_VP)
wdenk4e7a58a2003-12-07 19:24:00 +0000303
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200304#define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L
305#define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U
306#define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L
307#define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U
308#define CONFIG_SYS_DBAT2L CONFIG_SYS_IBAT2L
309#define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U
310#define CONFIG_SYS_DBAT3L CONFIG_SYS_IBAT3L
311#define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U
wdenk4e7a58a2003-12-07 19:24:00 +0000312
313/*
314 * For booting Linux, the board info and command line data
315 * have to be in the first 8 MB of memory, since this is
316 * the maximum mapped by the Linux kernel during initialization.
317 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200318#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenk4e7a58a2003-12-07 19:24:00 +0000319
320/*-----------------------------------------------------------------------
321 * FLASH organization
322 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200323#undef CONFIG_SYS_FLASH_PROTECTION
324#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* Max number of flash banks */
325#define CONFIG_SYS_MAX_FLASH_SECT 63 /* Max number of sectors per flash */
wdenk4e7a58a2003-12-07 19:24:00 +0000326
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200327#define CONFIG_SYS_FLASH_ERASE_TOUT 12000
328#define CONFIG_SYS_FLASH_WRITE_TOUT 1000
wdenk4e7a58a2003-12-07 19:24:00 +0000329
330
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200331#define CONFIG_ENV_IS_IN_FLASH
wdenk4e7a58a2003-12-07 19:24:00 +0000332
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200333#define CONFIG_ENV_OFFSET 0x00010000
334#define CONFIG_ENV_SIZE 0x00010000
335#define CONFIG_ENV_SECT_SIZE 0x00010000
wdenk4e7a58a2003-12-07 19:24:00 +0000336
337/*-----------------------------------------------------------------------
338 * Cache Configuration
339 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200340#define CONFIG_SYS_CACHELINE_SIZE 32
Jon Loeliger446e1f52007-07-08 14:14:17 -0500341#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200342#define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
wdenk4e7a58a2003-12-07 19:24:00 +0000343#endif
344
345/*
346 * Internal Definitions
347 *
348 * Boot Flags
349 */
350#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
351#define BOOTFLAG_WARM 0x02 /* Software reboot */
352
353#endif /* __CONFIG_H */