blob: a5f6c11a1e7b139425d36fac713c8736430b0b3e [file] [log] [blame]
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +02001/*
2 * Copyright (C) 2013 Samsung Electronics
3 * Sanghee Kim <sh0130.kim@samsung.com>
4 * Piotr Wilczek <p.wilczek@samsung.com>
5 *
6 * Configuation settings for the SAMSUNG TRATS2 (EXYNOS4412) board.
7 *
8 * SPDX-License-Identifier: GPL-2.0+
9 */
10
Piotr Wilczek87d2e782014-03-07 14:59:49 +010011#ifndef __CONFIG_TRATS2_H
12#define __CONFIG_TRATS2_H
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020013
Simon Glassbe165002014-10-07 22:01:44 -060014#include <configs/exynos4-common.h>
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020015
Piotr Wilczek87d2e782014-03-07 14:59:49 +010016#define CONFIG_TIZEN /* TIZEN lib */
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020017
Łukasz Majewski706dfa02014-01-14 08:02:26 +010018#define CONFIG_SYS_L2CACHE_OFF
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020019#ifndef CONFIG_SYS_L2CACHE_OFF
20#define CONFIG_SYS_L2_PL310
21#define CONFIG_SYS_PL310_BASE 0x10502000
22#endif
23
Piotr Wilczek87d2e782014-03-07 14:59:49 +010024/* TRATS2 has 4 banks of DRAM */
25#define CONFIG_NR_DRAM_BANKS 4
26#define CONFIG_SYS_SDRAM_BASE 0x40000000
27#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
28#define SDRAM_BANK_SIZE (256 << 20) /* 256 MB */
29/* memtest works on */
30#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
31#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5E00000)
32#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x3E00000)
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020033
Łukasz Majewskid18a7452014-03-19 14:47:06 +010034#define CONFIG_SYS_TEXT_BASE 0x43e00000
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020035
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020036/* select serial console configuration */
37#define CONFIG_SERIAL2
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020038#define CONFIG_BAUDRATE 115200
39
Piotr Wilczek87d2e782014-03-07 14:59:49 +010040/* Console configuration */
41#define CONFIG_SYS_CONSOLE_INFO_QUIET
42#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Piotr Wilczek9317ba12013-11-12 15:22:46 +010043
Piotr Wilczek87d2e782014-03-07 14:59:49 +010044#define CONFIG_BOOTARGS "Please use defined boot"
Łukasz Majewskif106bf52015-04-01 12:34:30 +020045#define CONFIG_BOOTCOMMAND "run autoboot"
Łukasz Majewski059e93d2014-04-09 10:44:33 +020046#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
Piotr Wilczek0c2ba4c2013-11-21 15:46:45 +010047
Piotr Wilczek87d2e782014-03-07 14:59:49 +010048#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR \
49 - GENERATED_GBL_DATA_SIZE)
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020050
Piotr Wilczek87d2e782014-03-07 14:59:49 +010051#define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020052
Piotr Wilczek87d2e782014-03-07 14:59:49 +010053#define CONFIG_SYS_MONITOR_BASE 0x00000000
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020054
Piotr Wilczek87d2e782014-03-07 14:59:49 +010055#define CONFIG_ENV_IS_IN_MMC
56#define CONFIG_SYS_MMC_ENV_DEV CONFIG_MMC_DEFAULT_DEV
57#define CONFIG_ENV_SIZE 4096
58#define CONFIG_ENV_OFFSET ((32 - 4) << 10) /* 32KiB - 4KiB */
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020059
60#define CONFIG_ENV_OVERWRITE
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020061
Piotr Wilczekb92686f2014-01-22 15:54:36 +010062#define CONFIG_ENV_VARS_UBOOT_CONFIG
63#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
64
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020065/* Tizen - partitions definitions */
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010066#define PARTS_CSA "csa-mmc"
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020067#define PARTS_BOOT "boot"
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010068#define PARTS_QBOOT "qboot"
Piotr Wilczek953b8422013-11-27 11:11:02 +010069#define PARTS_CSC "csc"
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020070#define PARTS_ROOT "platform"
71#define PARTS_DATA "data"
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020072#define PARTS_UMS "ums"
73
74#define PARTS_DEFAULT \
Piotr Wilczek5539e1e2013-12-30 09:40:40 +010075 "uuid_disk=${uuid_gpt_disk};" \
Piotr Wilczek953b8422013-11-27 11:11:02 +010076 "name="PARTS_CSA",start=5MiB,size=8MiB,uuid=${uuid_gpt_"PARTS_CSA"};" \
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010077 "name="PARTS_BOOT",size=60MiB,uuid=${uuid_gpt_"PARTS_BOOT"};" \
78 "name="PARTS_QBOOT",size=100MiB,uuid=${uuid_gpt_"PARTS_QBOOT"};" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020079 "name="PARTS_CSC",size=150MiB,uuid=${uuid_gpt_"PARTS_CSC"};" \
Piotr Wilczek953b8422013-11-27 11:11:02 +010080 "name="PARTS_ROOT",size=1536MiB,uuid=${uuid_gpt_"PARTS_ROOT"};" \
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010081 "name="PARTS_DATA",size=3000MiB,uuid=${uuid_gpt_"PARTS_DATA"};" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020082 "name="PARTS_UMS",size=-,uuid=${uuid_gpt_"PARTS_UMS"}\0" \
83
Piotr Wilczek9317ba12013-11-12 15:22:46 +010084#define CONFIG_DFU_ALT \
Mateusz Zalega0ab80bf2014-04-28 21:13:25 +020085 "u-boot raw 0x80 0x800;" \
Łukasz Majewskib7afe212014-07-22 10:17:06 +020086 "/uImage ext4 0 2;" \
87 "/modem.bin ext4 0 2;" \
88 "/exynos4412-trats2.dtb ext4 0 2;" \
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010089 ""PARTS_CSA" part 0 1;" \
Łukasz Majewski5cd4f742014-01-14 08:02:24 +010090 ""PARTS_BOOT" part 0 2;" \
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010091 ""PARTS_QBOOT" part 0 3;" \
92 ""PARTS_CSC" part 0 4;" \
Łukasz Majewski5cd4f742014-01-14 08:02:24 +010093 ""PARTS_ROOT" part 0 5;" \
94 ""PARTS_DATA" part 0 6;" \
Przemyslaw Marczakea60f022014-01-22 12:02:47 +010095 ""PARTS_UMS" part 0 7;" \
Łukasz Majewskif106bf52015-04-01 12:34:30 +020096 "params.bin raw 0x38 0x8;" \
97 "/Image.itb ext4 0 2\0"
Piotr Wilczek9317ba12013-11-12 15:22:46 +010098
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020099#define CONFIG_EXTRA_ENV_SETTINGS \
100 "bootk=" \
Piotr Wilczek155f67d2014-01-22 15:54:37 +0100101 "run loaduimage;" \
102 "if run loaddtb; then " \
103 "bootm 0x40007FC0 - ${fdtaddr};" \
104 "fi;" \
105 "bootm 0x40007FC0;\0" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200106 "updatebackup=" \
Jaehoon Chung92441af2014-04-30 09:09:15 +0900107 "mmc dev 0 2; mmc write 0x51000000 0 0x800;" \
108 " mmc dev 0 0\0" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200109 "updatebootb=" \
Jaehoon Chung92441af2014-04-30 09:09:15 +0900110 "mmc read 0x51000000 0x80 0x800; run updatebackup\0" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200111 "mmcboot=" \
112 "setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
113 "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
Piotr Wilczek155f67d2014-01-22 15:54:37 +0100114 "run bootk\0" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200115 "bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \
116 "boottrace=setenv opts initcall_debug; run bootcmd\0" \
117 "verify=n\0" \
118 "rootfstype=ext4\0" \
119 "console=" CONFIG_DEFAULT_CONSOLE \
120 "kernelname=uImage\0" \
Piotr Wilczek61bba482013-11-27 11:11:00 +0100121 "loaduimage=ext4load mmc ${mmcdev}:${mmcbootpart} 0x40007FC0 " \
122 "${kernelname}\0" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200123 "loaddtb=ext4load mmc ${mmcdev}:${mmcbootpart} ${fdtaddr} " \
124 "${fdtfile}\0" \
Piotr Wilczek5539e1e2013-12-30 09:40:40 +0100125 "mmcdev=" __stringify(CONFIG_MMC_DEFAULT_DEV) "\0" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200126 "mmcbootpart=2\0" \
127 "mmcrootpart=5\0" \
128 "opts=always_resume=1\0" \
129 "partitions=" PARTS_DEFAULT \
Piotr Wilczek9317ba12013-11-12 15:22:46 +0100130 "dfu_alt_info=" CONFIG_DFU_ALT \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200131 "uartpath=ap\0" \
132 "usbpath=ap\0" \
133 "consoleon=set console console=ttySAC2,115200n8; save; reset\0" \
134 "consoleoff=set console console=ram; save; reset\0" \
135 "spladdr=0x40000100\0" \
136 "splsize=0x200\0" \
137 "splfile=falcon.bin\0" \
138 "spl_export=" \
139 "setexpr spl_imgsize ${splsize} + 8 ;" \
140 "setenv spl_imgsize 0x${spl_imgsize};" \
141 "setexpr spl_imgaddr ${spladdr} - 8 ;" \
142 "setexpr spl_addr_tmp ${spladdr} - 4 ;" \
143 "mw.b ${spl_imgaddr} 0x00 ${spl_imgsize};run loaduimage;" \
144 "setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
145 "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo};" \
146 "spl export atags 0x40007FC0;" \
147 "crc32 ${spladdr} ${splsize} ${spl_imgaddr};" \
148 "mw.l ${spl_addr_tmp} ${splsize};" \
149 "ext4write mmc ${mmcdev}:${mmcbootpart}" \
150 " /${splfile} ${spl_imgaddr} ${spl_imgsize};" \
151 "setenv spl_imgsize;" \
152 "setenv spl_imgaddr;" \
153 "setenv spl_addr_tmp;\0" \
Łukasz Majewskif106bf52015-04-01 12:34:30 +0200154 CONFIG_EXTRA_ENV_ITB \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200155 "fdtaddr=40800000\0" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200156
Albert ARIBAUDb8fb7b82014-04-08 09:25:08 +0200157/* GPT */
Przemyslaw Marczak88a72402014-04-02 10:20:07 +0200158#define CONFIG_RANDOM_UUID
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200159
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200160/* I2C */
161#include <asm/arch/gpio.h>
162
Piotr Wilczek87d2e782014-03-07 14:59:49 +0100163#define CONFIG_CMD_I2C
164
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200165#define CONFIG_SYS_I2C
Piotr Wilczek58bbd2b2013-11-20 10:43:49 +0100166#define CONFIG_SYS_I2C_S3C24X0
167#define CONFIG_SYS_I2C_S3C24X0_SPEED 100000
168#define CONFIG_SYS_I2C_S3C24X0_SLAVE 0
169#define CONFIG_MAX_I2C_NUM 8
170#define CONFIG_SYS_I2C_SOFT
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200171#define CONFIG_SYS_I2C_SOFT_SPEED 50000
172#define CONFIG_SYS_I2C_SOFT_SLAVE 0x00
173#define I2C_SOFT_DECLARATIONS2
174#define CONFIG_SYS_I2C_SOFT_SPEED_2 50000
175#define CONFIG_SYS_I2C_SOFT_SLAVE_2 0x00
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200176#define CONFIG_SOFT_I2C_READ_REPEATED_START
177#define CONFIG_SYS_I2C_INIT_BOARD
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200178
Piotr Wilczek58bbd2b2013-11-20 10:43:49 +0100179#ifndef __ASSEMBLY__
180int get_soft_i2c_scl_pin(void);
181int get_soft_i2c_sda_pin(void);
182#endif
183#define CONFIG_SOFT_I2C_GPIO_SCL get_soft_i2c_scl_pin()
184#define CONFIG_SOFT_I2C_GPIO_SDA get_soft_i2c_sda_pin()
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200185
186/* POWER */
187#define CONFIG_POWER
188#define CONFIG_POWER_I2C
189#define CONFIG_POWER_MAX77686
190#define CONFIG_POWER_PMIC_MAX77693
191#define CONFIG_POWER_MUIC_MAX77693
192#define CONFIG_POWER_FG_MAX77693
193#define CONFIG_POWER_BATTERY_TRATS2
194
Przemyslaw Marczaka537a852014-03-25 10:58:22 +0100195/* Security subsystem - enable hw_rand() */
196#define CONFIG_EXYNOS_ACE_SHA
197#define CONFIG_LIB_HW_RAND
198
Przemyslaw Marczak283a3202014-01-22 11:24:12 +0100199/* Common misc for Samsung */
200#define CONFIG_MISC_COMMON
201
202#define CONFIG_MISC_INIT_R
203
Przemyslaw Marczakd87efc92014-01-22 11:24:19 +0100204/* Download menu - Samsung common */
205#define CONFIG_LCD_MENU
206#define CONFIG_LCD_MENU_BOARD
207
208/* Download menu - definitions for check keys */
209#ifndef __ASSEMBLY__
210#include <power/max77686_pmic.h>
211
212#define KEY_PWR_PMIC_NAME "MAX77686_PMIC"
213#define KEY_PWR_STATUS_REG MAX77686_REG_PMIC_STATUS1
214#define KEY_PWR_STATUS_MASK (1 << 0)
215#define KEY_PWR_INTERRUPT_REG MAX77686_REG_PMIC_INT1
216#define KEY_PWR_INTERRUPT_MASK (1 << 1)
217
Akshay Saraswatbbb1a622014-05-13 10:30:15 +0530218#define KEY_VOL_UP_GPIO EXYNOS4X12_GPIO_X22
219#define KEY_VOL_DOWN_GPIO EXYNOS4X12_GPIO_X33
Przemyslaw Marczakd87efc92014-01-22 11:24:19 +0100220#endif /* __ASSEMBLY__ */
221
222/* LCD console */
223#define LCD_BPP LCD_COLOR16
224#define CONFIG_SYS_WHITE_ON_BLACK
225
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200226/* LCD */
227#define CONFIG_EXYNOS_FB
228#define CONFIG_LCD
229#define CONFIG_CMD_BMP
Przemyslaw Marczak42c54e72014-01-22 11:24:16 +0100230#define CONFIG_BMP_16BPP
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200231#define CONFIG_FB_ADDR 0x52504000
232#define CONFIG_S6E8AX0
233#define CONFIG_EXYNOS_MIPI_DSIM
234#define CONFIG_VIDEO_BMP_GZIP
Przemyslaw Marczak02f4a092013-11-29 18:30:43 +0100235#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE ((500 * 160 * 4) + 54)
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200236
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200237#endif /* __CONFIG_H */