Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 1e9f443ed90f12332c43ff3787781b490061378d / . / configs / pinebook-pro-rk3399_defconfig
blob: d7378f5eb395e1b0c274bd026089246edc47a6b2 [file] [log] [blame]
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]3CONFIG_ARCH_ROCKCHIP=y
4CONFIG_SYS_TEXT_BASE=0x00200000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]5CONFIG_NR_DRAM_BANKS=1
Peter Robinsoncee3edd2020-06-08 23:50:30 +0100[diff] [blame]6CONFIG_ENV_SIZE=0x8000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]7CONFIG_DEFAULT_DEVICE_TREE="rk3399-pinebook-pro"
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]8CONFIG_ROCKCHIP_RK3399=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]9CONFIG_TARGET_PINEBOOK_PRO_RK3399=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]10CONFIG_DEBUG_UART_BASE=0xFF1A0000
11CONFIG_DEBUG_UART_CLOCK=24000000
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]12CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassa5820472021-08-08 12:20:14 -0600[diff] [blame]13CONFIG_SPL_SPI=y
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]14CONFIG_DEBUG_UART=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]15CONFIG_SYS_LOAD_ADDR=0x800800
Tom Rini9e4bacb2020-06-04 19:29:09 -0400[diff] [blame]16CONFIG_BOOTDELAY=3
Peter Robinsoncee3edd2020-06-08 23:50:30 +0100[diff] [blame]17CONFIG_USE_PREBOOT=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]18CONFIG_DEFAULT_FDT_FILE="rockchip/rk3399-pinebook-pro.dtb"
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]19CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]20CONFIG_MISC_INIT_R=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]21# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
22CONFIG_SPL_STACK_R=y
23CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x10000
Tom Rini9e4bacb2020-06-04 19:29:09 -0400[diff] [blame]24CONFIG_SPL_MTD_SUPPORT=y
Peter Robinsoncee3edd2020-06-08 23:50:30 +0100[diff] [blame]25CONFIG_SPL_SPI_LOAD=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]26CONFIG_TPL=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]27CONFIG_CMD_BOOTZ=y
28CONFIG_CMD_GPIO=y
29CONFIG_CMD_GPT=y
30CONFIG_CMD_I2C=y
31CONFIG_CMD_MMC=y
Patrick Wildt44d52132020-06-07 12:08:35 +0200[diff] [blame]32CONFIG_CMD_PCI=y
Tom Rini9e4bacb2020-06-04 19:29:09 -0400[diff] [blame]33CONFIG_CMD_USB=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]34# CONFIG_CMD_SETEXPR is not set
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]35CONFIG_CMD_TIME=y
Tom Rini9e4bacb2020-06-04 19:29:09 -0400[diff] [blame]36CONFIG_CMD_PMIC=y
37CONFIG_CMD_REGULATOR=y
38CONFIG_SPL_OF_CONTROL=y
Tom Rini9e4bacb2020-06-04 19:29:09 -0400[diff] [blame]39CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Peter Robinsoncee3edd2020-06-08 23:50:30 +0100[diff] [blame]40CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rini9e4bacb2020-06-04 19:29:09 -0400[diff] [blame]41CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Hugh Cole-Baker008e43c2020-11-22 13:03:44 +0000[diff] [blame]42CONFIG_SPL_DM_SEQ_ALIAS=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]43CONFIG_ROCKCHIP_GPIO=y
44CONFIG_SYS_I2C_ROCKCHIP=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]45CONFIG_LED=y
46CONFIG_LED_GPIO=y
47CONFIG_MISC=y
48CONFIG_ROCKCHIP_EFUSE=y
49CONFIG_MMC_DW=y
50CONFIG_MMC_DW_ROCKCHIP=y
51CONFIG_MMC_SDHCI=y
52CONFIG_MMC_SDHCI_SDMA=y
53CONFIG_MMC_SDHCI_ROCKCHIP=y
Hugh Cole-Baker008e43c2020-11-22 13:03:44 +0000[diff] [blame]54CONFIG_SF_DEFAULT_BUS=1
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]55CONFIG_SF_DEFAULT_SPEED=20000000
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]56CONFIG_SPI_FLASH_GIGADEVICE=y
57CONFIG_SPI_FLASH_WINBOND=y
58CONFIG_DM_ETH=y
Mark Kettenisf8463d62022-01-22 20:38:11 +0100[diff] [blame]59CONFIG_NVME_PCI=y
Patrick Wildt44d52132020-06-07 12:08:35 +0200[diff] [blame]60CONFIG_PCI=y
Peter Robinson7cbcda02020-11-10 10:09:06 +0000[diff] [blame]61CONFIG_PHY_ROCKCHIP_INNO_USB2=y
62CONFIG_PHY_ROCKCHIP_TYPEC=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]63CONFIG_DM_PMIC_FAN53555=y
Tom Rini9e4bacb2020-06-04 19:29:09 -0400[diff] [blame]64CONFIG_PMIC_RK8XX=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]65CONFIG_REGULATOR_PWM=y
66CONFIG_REGULATOR_RK8XX=y
67CONFIG_PWM_ROCKCHIP=y
Tom Rini9e4bacb2020-06-04 19:29:09 -0400[diff] [blame]68CONFIG_RAM_RK3399_LPDDR4=y
Patrick Wildt44d52132020-06-07 12:08:35 +0200[diff] [blame]69CONFIG_DM_RESET=y
Peter Robinsoncee3edd2020-06-08 23:50:30 +0100[diff] [blame]70CONFIG_DM_RNG=y
71CONFIG_RNG_ROCKCHIP=y
Tom Rini9e4bacb2020-06-04 19:29:09 -0400[diff] [blame]72CONFIG_BAUDRATE=1500000
73CONFIG_DEBUG_UART_SHIFT=2
74CONFIG_ROCKCHIP_SPI=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]75CONFIG_SYSRESET=y
76CONFIG_USB=y
77CONFIG_USB_XHCI_HCD=y
78CONFIG_USB_XHCI_DWC3=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]79CONFIG_USB_EHCI_HCD=y
80CONFIG_USB_EHCI_GENERIC=y
Peter Robinson34e63272020-06-08 23:50:29 +0100[diff] [blame]81CONFIG_USB_OHCI_HCD=y
82CONFIG_USB_OHCI_GENERIC=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]83CONFIG_USB_DWC3=y
Peter Robinson7cbcda02020-11-10 10:09:06 +0000[diff] [blame]84CONFIG_USB_DWC3_GENERIC=y
Tom Rini9e4bacb2020-06-04 19:29:09 -0400[diff] [blame]85CONFIG_USB_KEYBOARD=y
Peter Robinson7cbcda02020-11-10 10:09:06 +0000[diff] [blame]86CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]87CONFIG_USB_HOST_ETHER=y
88CONFIG_USB_ETHER_ASIX=y
89CONFIG_USB_ETHER_RTL8152=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]90CONFIG_DM_VIDEO=y
Peter Robinson6a349e72020-04-20 20:27:36 +0100[diff] [blame]91CONFIG_DISPLAY=y
92CONFIG_VIDEO_ROCKCHIP=y
93CONFIG_DISPLAY_ROCKCHIP_EDP=y
Tom Rini9e4bacb2020-06-04 19:29:09 -0400[diff] [blame]94CONFIG_SPL_TINY_MEMSET=y
95CONFIG_ERRNO_STR=y