blob: f92496571bae610ab6b20bdce9086f6672e6f924 [file] [log] [blame]
Wolfgang Denk0cbaf642005-09-25 00:53:22 +02001/*
2 * (C) Copyright 2003
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Wolfgang Denk0cbaf642005-09-25 00:53:22 +02006 */
7
8/*
9 * This file contains the configuration parameters for the dbau1x00 board.
10 */
11
12#ifndef __CONFIG_H
13#define __CONFIG_H
14
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020015#define CONFIG_PB1X00 1
Shinya Kuribayashied49a6a2008-06-07 20:51:56 +090016#define CONFIG_SOC_AU1X00 1 /* alchemy series cpu */
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020017
18#ifdef CONFIG_PB1000
Shinya Kuribayashied49a6a2008-06-07 20:51:56 +090019#define CONFIG_SOC_AU1000 1
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020020#else
21#ifdef CONFIG_PB1100
Shinya Kuribayashied49a6a2008-06-07 20:51:56 +090022#define CONFIG_SOC_AU1100 1
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020023#else
24#ifdef CONFIG_PB1500
Shinya Kuribayashied49a6a2008-06-07 20:51:56 +090025#define CONFIG_SOC_AU1500 1
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020026#else
27#error "No valid board set"
28#endif
29#endif
30#endif
31
Daniel Schwierzeckd8a49ca2012-04-02 02:57:56 +000032#define CONFIG_SYS_LITTLE_ENDIAN
33
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020034#define CONFIG_ETHADDR DE:AD:BE:EF:01:01 /* Ethernet address */
35
36#define CONFIG_BOOTDELAY 2 /* autoboot after 2 seconds */
37
38#define CONFIG_BAUDRATE 115200
39
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020040#define CONFIG_TIMESTAMP /* Print image info with timestamp */
41#undef CONFIG_BOOTARGS
42
43#define CONFIG_EXTRA_ENV_SETTINGS \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010044 "addmisc=setenv bootargs ${bootargs} " \
45 "console=ttyS0,${baudrate} " \
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020046 "panic=1\0" \
47 "bootfile=/vmlinux.img\0" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010048 "load=tftp 80500000 ${u-boot}\0" \
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020049 ""
50/* Boot from NFS root */
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010051#define CONFIG_BOOTCOMMAND "bootp; setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; bootm"
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020052
53/*
54 * Miscellaneous configurable options
55 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020056#define CONFIG_SYS_LONGHELP /* undef to save memory */
57#define CONFIG_SYS_PROMPT "Pb1x00 # " /* Monitor Command Prompt */
58#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
59#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
60#define CONFIG_SYS_MAXARGS 16 /* max number of command args*/
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020061
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020062#define CONFIG_SYS_MALLOC_LEN 128*1024
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020063
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020064#define CONFIG_SYS_BOOTPARAMS_LEN 128*1024
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020065
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020066#define CONFIG_SYS_MIPS_TIMER_FREQ 396000000
Shinya Kuribayashi5d374e02008-06-05 22:29:00 +090067
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020068#define CONFIG_SYS_SDRAM_BASE 0x80000000 /* Cached addr */
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020069
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020070#define CONFIG_SYS_LOAD_ADDR 0x81000000 /* default load address */
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020071
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020072#define CONFIG_SYS_MEMTEST_START 0x80100000
73#undef CONFIG_SYS_MEMTEST_START
74#define CONFIG_SYS_MEMTEST_START 0x80200000
75#define CONFIG_SYS_MEMTEST_END 0x83800000
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020076
77/*-----------------------------------------------------------------------
78 * FLASH and environment organization
79 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020080#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
81#define CONFIG_SYS_MAX_FLASH_SECT (128) /* max number of sectors on one chip */
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020082
83#define PHYS_FLASH_1 0xbec00000 /* Flash Bank #1 */
84#define PHYS_FLASH_2 0xbfc00000 /* Flash Bank #2 */
85
86/* The following #defines are needed to get flash environment right */
Wolfgang Denk0708bc62010-10-07 21:51:12 +020087#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020088#define CONFIG_SYS_MONITOR_LEN (192 << 10)
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020089
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020090#define CONFIG_SYS_INIT_SP_OFFSET 0x4000000
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020091
92/* We boot from this flash, selected with dip switch */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020093#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_2
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020094
95/* timeout values are in ticks */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020096#define CONFIG_SYS_FLASH_ERASE_TOUT (2 * CONFIG_SYS_HZ) /* Timeout for Flash Erase */
97#define CONFIG_SYS_FLASH_WRITE_TOUT (2 * CONFIG_SYS_HZ) /* Timeout for Flash Write */
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020098
Jean-Christophe PLAGNIOL-VILLARD68a87562008-09-10 22:48:00 +020099#define CONFIG_ENV_IS_NOWHERE 1
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200100
101/* Address and size of Primary Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200102#define CONFIG_ENV_ADDR 0xB0030000
103#define CONFIG_ENV_SIZE 0x10000
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200104
105#define CONFIG_FLASH_16BIT
106
107#define CONFIG_NR_DRAM_BANKS 2
108
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200109
110#define CONFIG_MEMSIZE_IN_BYTES
111
112
113/*---USB -------------------------------------------*/
114#if 0
115#define CONFIG_USB_OHCI
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200116#define CONFIG_USB_STORAGE
117#define CONFIG_DOS_PARTITION
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200118#endif
119
120/*---ATA PCMCIA ------------------------------------*/
121#if 0
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200122#define CONFIG_SYS_PCMCIA_MEM_SIZE 0x4000000 /* Offset to slot 1 FIXME!!! */
123#define CONFIG_SYS_PCMCIA_MEM_ADDR 0x20000000
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200124#define CONFIG_PCMCIA_SLOT_A
125
126#define CONFIG_ATAPI 1
127#define CONFIG_MAC_PARTITION 1
128
129/* We run CF in "true ide" mode or a harddrive via pcmcia */
130#define CONFIG_IDE_PCMCIA 1
131
132/* We only support one slot for now */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200133#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
134#define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200135
136#undef CONFIG_IDE_LED /* LED for ide not supported */
137#undef CONFIG_IDE_RESET /* reset for ide not supported */
138
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200139#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200140
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200141#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200142
143/* Offset for data I/O */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200144#define CONFIG_SYS_ATA_DATA_OFFSET 8
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200145
146/* Offset for normal register accesses */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200147#define CONFIG_SYS_ATA_REG_OFFSET 0
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200148
149/* Offset for alternate registers */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200150#define CONFIG_SYS_ATA_ALT_OFFSET 0x0100
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200151
152#endif
153/*-----------------------------------------------------------------------
154 * Cache Configuration
155 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200156#define CONFIG_SYS_DCACHE_SIZE 16384
157#define CONFIG_SYS_ICACHE_SIZE 16384
158#define CONFIG_SYS_CACHELINE_SIZE 32
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200159
Jon Loeligeraa2d2c22007-07-04 22:33:17 -0500160
161/*
Jon Loeliger5c4ddae2007-07-10 10:12:10 -0500162 * BOOTP options
163 */
164#define CONFIG_BOOTP_BOOTFILESIZE
165#define CONFIG_BOOTP_BOOTPATH
166#define CONFIG_BOOTP_GATEWAY
167#define CONFIG_BOOTP_HOSTNAME
168
169
170/*
Jon Loeligeraa2d2c22007-07-04 22:33:17 -0500171 * Command line configuration.
172 */
173#include <config_cmd_default.h>
174
175#define CONFIG_CMD_DHCP
176#define CONFIG_CMD_ELF
177#define CONFIG_CMD_MII
178#define CONFIG_CMD_PING
179
Mike Frysinger78dcaf42009-01-28 19:08:14 -0500180#undef CONFIG_CMD_SAVEENV
Jon Loeligeraa2d2c22007-07-04 22:33:17 -0500181#undef CONFIG_CMD_FAT
182#undef CONFIG_CMD_FLASH
183#undef CONFIG_CMD_FPGA
184#undef CONFIG_CMD_IDE
185#undef CONFIG_CMD_LOADS
186#undef CONFIG_CMD_RUN
187#undef CONFIG_CMD_LOADB
188#undef CONFIG_CMD_ELF
189#undef CONFIG_CMD_BDI
190#undef CONFIG_CMD_BEDBUG
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200191
192#endif /* __CONFIG_H */