Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 0dc9b45def227a96d4ce4f32e97af06b9cb71298 / . / arch / arm / cpu / armv7 / am33xx / clock_am33xx.c
blob: fabe2595a33e97f220133c634bf93b945c7fe602 [file] [log] [blame]
Chandan Nath4ba33452011-10-14 02:58:23 +0000[diff] [blame]1/*
Matt Porter57da6662013-03-15 10:07:04 +0000[diff] [blame]2 * clock_am33xx.c
Chandan Nath4ba33452011-10-14 02:58:23 +0000[diff] [blame]3 *
4 * clocks for AM33XX based boards
5 *
Matt Porter57da6662013-03-15 10:07:04 +0000[diff] [blame]6 * Copyright (C) 2013, Texas Instruments, Incorporated - http://www.ti.com/
Chandan Nath4ba33452011-10-14 02:58:23 +0000[diff] [blame]7 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +0200[diff] [blame]8 * SPDX-License-Identifier: GPL-2.0+
Chandan Nath4ba33452011-10-14 02:58:23 +0000[diff] [blame]9 */
10
11#include <common.h>
12#include <asm/arch/cpu.h>
13#include <asm/arch/clock.h>
14#include <asm/arch/hardware.h>
15#include <asm/io.h>
16
Matt Porter57da6662013-03-15 10:07:04 +0000[diff] [blame]17#define OSC (V_OSCK/1000000)
18
Lokesh Vutlab1b6fba2013-07-30 10:48:53 +0530[diff] [blame]19struct cm_perpll *const cmper = (struct cm_perpll *)CM_PER;
20struct cm_wkuppll *const cmwkup = (struct cm_wkuppll *)CM_WKUP;
21struct cm_dpll *const cmdpll = (struct cm_dpll *)CM_DPLL;
22struct cm_rtc *const cmrtc = (struct cm_rtc *)CM_RTC;
Matt Porter57da6662013-03-15 10:07:04 +0000[diff] [blame]23
Lokesh Vutla89a83bf2013-07-30 10:48:52 +0530[diff] [blame]24const struct dpll_regs dpll_mpu_regs = {
25 .cm_clkmode_dpll = CM_WKUP + 0x88,
26 .cm_idlest_dpll = CM_WKUP + 0x20,
27 .cm_clksel_dpll = CM_WKUP + 0x2C,
28 .cm_div_m2_dpll = CM_WKUP + 0xA8,
29};
Matt Porter57da6662013-03-15 10:07:04 +0000[diff] [blame]30
Lokesh Vutla89a83bf2013-07-30 10:48:52 +0530[diff] [blame]31const struct dpll_regs dpll_core_regs = {
32 .cm_clkmode_dpll = CM_WKUP + 0x90,
33 .cm_idlest_dpll = CM_WKUP + 0x5C,
34 .cm_clksel_dpll = CM_WKUP + 0x68,
35 .cm_div_m4_dpll = CM_WKUP + 0x80,
36 .cm_div_m5_dpll = CM_WKUP + 0x84,
37 .cm_div_m6_dpll = CM_WKUP + 0xD8,
38};
Matt Porter57da6662013-03-15 10:07:04 +0000[diff] [blame]39
Lokesh Vutla89a83bf2013-07-30 10:48:52 +0530[diff] [blame]40const struct dpll_regs dpll_per_regs = {
41 .cm_clkmode_dpll = CM_WKUP + 0x8C,
42 .cm_idlest_dpll = CM_WKUP + 0x70,
43 .cm_clksel_dpll = CM_WKUP + 0x9C,
44 .cm_div_m2_dpll = CM_WKUP + 0xAC,
45};
Matt Porter57da6662013-03-15 10:07:04 +0000[diff] [blame]46
Lokesh Vutla89a83bf2013-07-30 10:48:52 +0530[diff] [blame]47const struct dpll_regs dpll_ddr_regs = {
48 .cm_clkmode_dpll = CM_WKUP + 0x94,
49 .cm_idlest_dpll = CM_WKUP + 0x34,
50 .cm_clksel_dpll = CM_WKUP + 0x40,
51 .cm_div_m2_dpll = CM_WKUP + 0xA0,
52};
Matt Porter57da6662013-03-15 10:07:04 +0000[diff] [blame]53
Steve Kipisz5adac352013-08-14 10:51:31 -0400[diff] [blame]54struct dpll_params dpll_mpu_opp100 = {
Lokesh Vutla89a83bf2013-07-30 10:48:52 +0530[diff] [blame]55 CONFIG_SYS_MPUCLK, OSC-1, 1, -1, -1, -1, -1};
Steve Kipisz5adac352013-08-14 10:51:31 -0400[diff] [blame]56const struct dpll_params dpll_core_opp100 = {
Lokesh Vutla89a83bf2013-07-30 10:48:52 +0530[diff] [blame]57 1000, OSC-1, -1, -1, 10, 8, 4};
Steve Kipisz5adac352013-08-14 10:51:31 -0400[diff] [blame]58const struct dpll_params dpll_mpu = {
59 MPUPLL_M_300, OSC-1, 1, -1, -1, -1, -1};
60const struct dpll_params dpll_core = {
61 50, OSC-1, -1, -1, 1, 1, 1};
Lokesh Vutla89a83bf2013-07-30 10:48:52 +0530[diff] [blame]62const struct dpll_params dpll_per = {
63 960, OSC-1, 5, -1, -1, -1, -1};
Chandan Nath4ba33452011-10-14 02:58:23 +0000[diff] [blame]64
Lokesh Vutlab1b6fba2013-07-30 10:48:53 +0530[diff] [blame]65void setup_clocks_for_console(void)
Chandan Nath4ba33452011-10-14 02:58:23 +0000[diff] [blame]66{
Lokesh Vutlab1b6fba2013-07-30 10:48:53 +0530[diff] [blame]67 clrsetbits_le32(&cmwkup->wkclkstctrl, CD_CLKCTRL_CLKTRCTRL_MASK,
68 CD_CLKCTRL_CLKTRCTRL_SW_WKUP <<
69 CD_CLKCTRL_CLKTRCTRL_SHIFT);
Chandan Nath4ba33452011-10-14 02:58:23 +0000[diff] [blame]70
Lokesh Vutlab1b6fba2013-07-30 10:48:53 +0530[diff] [blame]71 clrsetbits_le32(&cmper->l4hsclkstctrl, CD_CLKCTRL_CLKTRCTRL_MASK,
72 CD_CLKCTRL_CLKTRCTRL_SW_WKUP <<
73 CD_CLKCTRL_CLKTRCTRL_SHIFT);
Chandan Nath4ba33452011-10-14 02:58:23 +0000[diff] [blame]74
Lokesh Vutlab1b6fba2013-07-30 10:48:53 +0530[diff] [blame]75 clrsetbits_le32(&cmwkup->wkup_uart0ctrl,
76 MODULE_CLKCTRL_MODULEMODE_MASK,
77 MODULE_CLKCTRL_MODULEMODE_SW_EXPLICIT_EN <<
78 MODULE_CLKCTRL_MODULEMODE_SHIFT);
79 clrsetbits_le32(&cmper->uart1clkctrl,
80 MODULE_CLKCTRL_MODULEMODE_MASK,
81 MODULE_CLKCTRL_MODULEMODE_SW_EXPLICIT_EN <<
82 MODULE_CLKCTRL_MODULEMODE_SHIFT);
83 clrsetbits_le32(&cmper->uart2clkctrl,
84 MODULE_CLKCTRL_MODULEMODE_MASK,
85 MODULE_CLKCTRL_MODULEMODE_SW_EXPLICIT_EN <<
86 MODULE_CLKCTRL_MODULEMODE_SHIFT);
87 clrsetbits_le32(&cmper->uart3clkctrl,
88 MODULE_CLKCTRL_MODULEMODE_MASK,
89 MODULE_CLKCTRL_MODULEMODE_SW_EXPLICIT_EN <<
90 MODULE_CLKCTRL_MODULEMODE_SHIFT);
91 clrsetbits_le32(&cmper->uart4clkctrl,
92 MODULE_CLKCTRL_MODULEMODE_MASK,
93 MODULE_CLKCTRL_MODULEMODE_SW_EXPLICIT_EN <<
94 MODULE_CLKCTRL_MODULEMODE_SHIFT);
95 clrsetbits_le32(&cmper->uart5clkctrl,
96 MODULE_CLKCTRL_MODULEMODE_MASK,
97 MODULE_CLKCTRL_MODULEMODE_SW_EXPLICIT_EN <<
98 MODULE_CLKCTRL_MODULEMODE_SHIFT);
Chandan Nath4ba33452011-10-14 02:58:23 +0000[diff] [blame]99}
100
Lokesh Vutlab1b6fba2013-07-30 10:48:53 +0530[diff] [blame]101void enable_basic_clocks(void)
Chandan Nath4ba33452011-10-14 02:58:23 +0000[diff] [blame]102{
Lokesh Vutlab1b6fba2013-07-30 10:48:53 +0530[diff] [blame]103 u32 *const clk_domains[] = {
104 &cmper->l3clkstctrl,
105 &cmper->l4fwclkstctrl,
106 &cmper->l3sclkstctrl,
107 &cmper->l4lsclkstctrl,
108 &cmwkup->wkclkstctrl,
109 &cmper->emiffwclkctrl,
110 &cmrtc->clkstctrl,
111 0
112 };
Chandan Nath4ba33452011-10-14 02:58:23 +0000[diff] [blame]113
Lokesh Vutlab1b6fba2013-07-30 10:48:53 +0530[diff] [blame]114 u32 *const clk_modules_explicit_en[] = {
115 &cmper->l3clkctrl,
116 &cmper->l4lsclkctrl,
117 &cmper->l4fwclkctrl,
118 &cmwkup->wkl4wkclkctrl,
119 &cmper->l3instrclkctrl,
120 &cmper->l4hsclkctrl,
121 &cmwkup->wkgpio0clkctrl,
122 &cmwkup->wkctrlclkctrl,
123 &cmper->timer2clkctrl,
124 &cmper->gpmcclkctrl,
125 &cmper->elmclkctrl,
126 &cmper->mmc0clkctrl,
127 &cmper->mmc1clkctrl,
128 &cmwkup->wkup_i2c0ctrl,
129 &cmper->gpio1clkctrl,
130 &cmper->gpio2clkctrl,
131 &cmper->gpio3clkctrl,
132 &cmper->i2c1clkctrl,
133 &cmper->cpgmac0clkctrl,
134 &cmper->spi0clkctrl,
135 &cmrtc->rtcclkctrl,
136 &cmper->usb0clkctrl,
137 &cmper->emiffwclkctrl,
138 &cmper->emifclkctrl,
139 0
140 };
Chandan Nath4ba33452011-10-14 02:58:23 +0000[diff] [blame]141
Lokesh Vutlab1b6fba2013-07-30 10:48:53 +0530[diff] [blame]142 do_enable_clocks(clk_domains, clk_modules_explicit_en, 1);
Chandan Nath4ba33452011-10-14 02:58:23 +0000[diff] [blame]143
Chandan Nath5b5c2122012-01-09 20:38:56 +0000[diff] [blame]144 /* Select the Master osc 24 MHZ as Timer2 clock source */
145 writel(0x1, &cmdpll->clktimer2clk);
Chandan Nath4ba33452011-10-14 02:58:23 +0000[diff] [blame]146}