blob: 86257016824fc11f2a56d58e75ae4e0f52eab210 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Albert Aribaudacc41ff2010-06-17 19:38:21 +05302/*
Albert ARIBAUD340983d2011-04-22 19:41:02 +02003 * Copyright (C) 2010 Albert ARIBAUD <albert.u.boot@aribaud.net>
Albert Aribaudacc41ff2010-06-17 19:38:21 +05304 *
5 * Based on original Kirkwood support which is
6 * (C) Copyright 2009
7 * Marvell Semiconductor <www.marvell.com>
8 * Written-by: Prafulla Wadaskar <prafulla@marvell.com>
Albert Aribaudacc41ff2010-06-17 19:38:21 +05309 */
10
11#ifndef _CONFIG_EDMINIV2_H
12#define _CONFIG_EDMINIV2_H
13
14/*
Albert ARIBAUD2ac37922015-01-31 22:55:38 +010015 * SPL
16 */
17
Albert ARIBAUD2ac37922015-01-31 22:55:38 +010018#define CONFIG_SYS_UBOOT_BASE 0xfff90000
19#define CONFIG_SYS_UBOOT_START 0x00800000
Albert ARIBAUD2ac37922015-01-31 22:55:38 +010020
21/*
Albert Aribaudacc41ff2010-06-17 19:38:21 +053022 * High Level Configuration Options (easy to change)
23 */
24
Lei Wen749941a2011-10-24 16:27:32 +000025#include <asm/arch/orion5x.h>
Albert Aribaudacc41ff2010-06-17 19:38:21 +053026/*
27 * CLKs configurations
28 */
29
Albert Aribaudacc41ff2010-06-17 19:38:21 +053030/*
31 * Board-specific values for Orion5x MPP low level init:
32 * - MPPs 12 to 15 are SATA LEDs (mode 5)
33 * - Others are GPIO/unused (mode 3 for MPP0, mode 5 for
34 * MPP16 to MPP19, mode 0 for others
35 */
36
37#define ORION5X_MPP0_7 0x00000003
38#define ORION5X_MPP8_15 0x55550000
Albert Aribaud26137d02010-08-08 05:17:06 +053039#define ORION5X_MPP16_23 0x00005555
Albert Aribaudacc41ff2010-06-17 19:38:21 +053040
41/*
42 * Board-specific values for Orion5x GPIO low level init:
43 * - GPIO3 is input (RTC interrupt)
44 * - GPIO16 is Power LED control (0 = on, 1 = off)
45 * - GPIO17 is Power LED source select (0 = CPLD, 1 = GPIO16)
46 * - GPIO18 is Power Button status (0 = Released, 1 = Pressed)
Albert ARIBAUDdea1cfb2012-08-16 06:35:21 +000047 * - GPIO19 is SATA disk power toggle (toggles on 0-to-1)
48 * - GPIO22 is SATA disk power status ()
49 * - GPIO23 is supply status for SATA disk ()
50 * - GPIO24 is supply control for board (write 1 to power off)
51 * Last GPIO is 25, further bits are supposed to be 0.
Albert Aribaudacc41ff2010-06-17 19:38:21 +053052 * Enable mask has ones for INPUT, 0 for OUTPUT.
Albert ARIBAUDdea1cfb2012-08-16 06:35:21 +000053 * Default is LED ON, board ON :)
Albert Aribaudacc41ff2010-06-17 19:38:21 +053054 */
55
Albert ARIBAUDdea1cfb2012-08-16 06:35:21 +000056#define ORION5X_GPIO_OUT_ENABLE 0xfef4f0ca
57#define ORION5X_GPIO_OUT_VALUE 0x00000000
58#define ORION5X_GPIO_IN_POLARITY 0x000000d0
Albert Aribaudacc41ff2010-06-17 19:38:21 +053059
60/*
61 * NS16550 Configuration
62 */
63
Albert Aribaudacc41ff2010-06-17 19:38:21 +053064#define CONFIG_SYS_NS16550_SERIAL
65#define CONFIG_SYS_NS16550_REG_SIZE (-4)
66#define CONFIG_SYS_NS16550_CLK CONFIG_SYS_TCLK
67#define CONFIG_SYS_NS16550_COM1 ORION5X_UART0_BASE
68
69/*
70 * Serial Port configuration
71 * The following definitions let you select what serial you want to use
72 * for your console driver.
73 */
74
Albert Aribaudacc41ff2010-06-17 19:38:21 +053075#define CONFIG_SYS_BAUDRATE_TABLE \
76 { 9600, 19200, 38400, 57600, 115200, 230400, 460800, 921600 }
77
78/*
79 * FLASH configuration
80 */
81
Albert Aribaudacc41ff2010-06-17 19:38:21 +053082#define CONFIG_SYS_MAX_FLASH_SECT 11 /* max num of sects on one chip */
83#define CONFIG_SYS_FLASH_BASE 0xfff80000
Albert Aribaudacc41ff2010-06-17 19:38:21 +053084
85/* auto boot */
Albert Aribaudacc41ff2010-06-17 19:38:21 +053086
Albert Aribaudacc41ff2010-06-17 19:38:21 +053087/*
Albert Aribaudc5b205b2010-07-12 22:24:30 +020088 * Network
Albert Aribaudacc41ff2010-06-17 19:38:21 +053089 */
Albert Aribaudc5b205b2010-07-12 22:24:30 +020090
91#ifdef CONFIG_CMD_NET
Albert Aribaudc5b205b2010-07-12 22:24:30 +020092#define CONFIG_MVGBE_PORTS {1} /* enable port 0 only */
93#define CONFIG_SKIP_LOCAL_MAC_RANDOMIZATION /* don't randomize MAC */
94#define CONFIG_PHY_BASE_ADR 0x8
Albert Aribaudc5b205b2010-07-12 22:24:30 +020095#endif
Albert Aribaudacc41ff2010-06-17 19:38:21 +053096
97/*
Albert Aribaud26137d02010-08-08 05:17:06 +053098 * IDE
99 */
Simon Glassb569a012017-05-17 03:25:30 -0600100#ifdef CONFIG_IDE
Albert Aribaud26137d02010-08-08 05:17:06 +0530101#define __io
Albert Aribaud26137d02010-08-08 05:17:06 +0530102/* Data, registers and alternate blocks are at the same offset */
Albert Aribaud26137d02010-08-08 05:17:06 +0530103/* Each 8-bit ATA register is aligned to a 4-bytes address */
Albert Aribaud26137d02010-08-08 05:17:06 +0530104/* A single bus, a single device */
Albert Aribaud26137d02010-08-08 05:17:06 +0530105/* ATA registers base is at SATA controller base */
Albert Aribaud26137d02010-08-08 05:17:06 +0530106/* ATA bus 0 is orion5x port 1 on ED Mini V2 */
Albert Aribaud26137d02010-08-08 05:17:06 +0530107/* end of IDE defines */
108#endif /* CMD_IDE */
109
110/*
Albert ARIBAUD90bdece2012-01-15 22:08:41 +0000111 * Common USB/EHCI configuration
112 */
113#ifdef CONFIG_CMD_USB
Albert ARIBAUD90bdece2012-01-15 22:08:41 +0000114#define ORION5X_USB20_HOST_PORT_BASE ORION5X_USB20_PORT0_BASE
Albert ARIBAUD90bdece2012-01-15 22:08:41 +0000115#endif /* CONFIG_CMD_USB */
116
117/*
Albert Aribaud81c99812010-08-27 18:26:06 +0200118 * I2C related stuff
119 */
120#ifdef CONFIG_CMD_I2C
Paul Kocialkowski2fae3e72015-04-10 23:09:51 +0200121#define CONFIG_I2C_MVTWSI_BASE0 ORION5X_TWSI_BASE
Albert Aribaud81c99812010-08-27 18:26:06 +0200122#endif
123
124/*
Albert Aribaudacc41ff2010-06-17 19:38:21 +0530125 * Environment variables configurations
126 */
Albert Aribaudacc41ff2010-06-17 19:38:21 +0530127
Albert ARIBAUDc4d48a62012-02-06 20:32:19 +0530128/* Enable command line editing */
Albert ARIBAUDc4d48a62012-02-06 20:32:19 +0530129
130/* provide extensive help */
Albert ARIBAUDc4d48a62012-02-06 20:32:19 +0530131
Albert Aribauda2ddee42010-10-11 13:13:29 +0200132/* additions for new relocation code, must be added to all boards */
133#define CONFIG_SYS_SDRAM_BASE 0
Albert Aribauda2ddee42010-10-11 13:13:29 +0200134
Albert Aribaudacc41ff2010-06-17 19:38:21 +0530135#endif /* _CONFIG_EDMINIV2_H */