blob: 5a6d004d07fa7e594de8e504912845a2dc5c8f6c [file] [log] [blame]
Heiko Schochera1d7c2d2008-01-11 15:15:15 +01001/*
2 * (C) Copyright 2007
3 * Heiko Schocher, DENX Software Engineering, hs@denx.de.
4 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +02005 * SPDX-License-Identifier: GPL-2.0+
Heiko Schochera1d7c2d2008-01-11 15:15:15 +01006 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10/*
11 * High Level Configuration Options
12 * (easy to change)
13 */
Masahiro Yamada608ed2c2014-01-16 11:03:07 +090014#define CONFIG_MPC5200 1 /* This is an MPC5200 CPU */
Heiko Schochera1d7c2d2008-01-11 15:15:15 +010015#define CONFIG_MPC5200_DDR 1 /* (with DDR-SDRAM) */
16#define CONFIG_MUNICES 1 /* ... on MUNICes board */
Wolfgang Denk291ba1b2010-10-06 09:05:45 +020017
18#ifndef CONFIG_SYS_TEXT_BASE
19#define CONFIG_SYS_TEXT_BASE 0xFFF00000
20#endif
21
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020022#define CONFIG_SYS_MPC5XXX_CLKIN 33333333 /* ... running at 33.333333MHz */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020023#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
Becky Bruce03ea1be2008-05-08 19:02:12 -050024#define CONFIG_HIGH_BATS 1 /* High BATs supported */
Heiko Schochera1d7c2d2008-01-11 15:15:15 +010025
26/*
27 * Command line configuration.
28 */
Heiko Schochera1d7c2d2008-01-11 15:15:15 +010029#define CONFIG_CMD_IMMAP
Heiko Schochera1d7c2d2008-01-11 15:15:15 +010030#define CONFIG_CMD_REGINFO
31
Jean-Christophe PLAGNIOL-VILLARD41348722008-01-25 07:54:47 +010032#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020033# define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
Heiko Schochera1d7c2d2008-01-11 15:15:15 +010034#endif
35
36/*
37 * Serial console configuration
38 */
39#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
40#define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020041#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Heiko Schochera1d7c2d2008-01-11 15:15:15 +010042
43#define CONFIG_TIMESTAMP 1 /* Print image info with timestamp */
Heiko Schochera1d7c2d2008-01-11 15:15:15 +010044#undef CONFIG_BOOTARGS
45
46#define CONFIG_PREBOOT "echo;" \
47 "echo Type \"run net_nfs\" to load Kernel over TFTP and to mount root filesystem over NFS;" \
48 "echo"
49
50#define CONFIG_EXTRA_ENV_SETTINGS \
51 "netdev=eth0\0" \
52 "nfsargs=setenv bootargs root=/dev/nfs rw " \
53 "nfsroot=$(serverip):$(rootpath)\0" \
54 "ramargs=setenv bootargs root=/dev/ram rw\0" \
55 "addip=setenv bootargs $(bootargs) " \
56 "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask)" \
57 ":$(hostname):$(netdev):off panic=5\0" \
58 "flash_nfs=run nfsargs addip;" \
59 "bootm $(kernel_addr)\0" \
60 "flash_self=run ramargs addip;" \
61 "bootm $(kernel_addr) $(ramdisk_addr)\0" \
62 "net_nfs=tftp 200000 $(bootfile);run nfsargs addip;bootm\0" \
63 "rootpath=/opt/eldk/ppc_6xx\0" \
64 "bootfile=/tftpboot/munices/u-boot.bin\0" \
65 "update=tftpboot 200000 ${bootfile};protect off fff00000 fff3ffff;" \
66 "erase fff00000 fff3ffff; cp.b 200000 FFF00000 ${filesize}\0" \
67 ""
68#define CONFIG_BOOTCOMMAND "run net_nfs"
69
70/*
71 * IPB Bus clocking configuration.
72 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020073#define CONFIG_SYS_IPBSPEED_133 /* define for 133MHz speed */
74#if defined(CONFIG_SYS_IPBSPEED_133)
Heiko Schochera1d7c2d2008-01-11 15:15:15 +010075/*
76 * PCI Bus clocking configuration
77 *
78 * Actually a PCI Clock of 66 MHz is only set (in cpu_init.c) if
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020079 * CONFIG_SYS_IPBSPEED_133 is defined. This is because a PCI Clock of 66 MHz yet hasn't
Heiko Schochera1d7c2d2008-01-11 15:15:15 +010080 * been tested with a IPB Bus Clock of 66 MHz.
81 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020082#define CONFIG_SYS_PCISPEED_66 /* define for 66MHz speed */
Heiko Schochera1d7c2d2008-01-11 15:15:15 +010083#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020084#undef CONFIG_SYS_PCISPEED_66 /* for 33MHz speed */
Heiko Schochera1d7c2d2008-01-11 15:15:15 +010085#endif
86
87/*
88 * Memory map
89 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020090#define CONFIG_SYS_MBAR 0xF0000000 /* MBAR hast to be switched by other bootloader or debugger config */
Heiko Schocher9a8118b2008-01-11 15:15:16 +010091
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020092#define CONFIG_SYS_DEFAULT_MBAR 0x80000000
93#define CONFIG_SYS_SDRAM_BASE 0x00000000
Heiko Schochera1d7c2d2008-01-11 15:15:15 +010094/* Use SRAM until RAM will be available */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020095#define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
Wolfgang Denk1c2e98e2010-10-26 13:32:32 +020096#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_SIZE /* Size of used area in DPRAM */
Wolfgang Denk0191e472010-10-26 14:34:52 +020097#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020098#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
Heiko Schochera1d7c2d2008-01-11 15:15:15 +010099
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200100#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200101#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
102# define CONFIG_SYS_RAMBOOT 1
Heiko Schochera1d7c2d2008-01-11 15:15:15 +0100103#endif
104
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200105#define CONFIG_SYS_MONITOR_LEN (192 << 10) /* Reserve 192 kB for Monitor */
106#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
107#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Heiko Schochera1d7c2d2008-01-11 15:15:15 +0100108
109/*
110 * Flash configuration
111 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200112#define CONFIG_SYS_FLASH_BASE 0xFF000000
113#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +0200114#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200115#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
116#define CONFIG_SYS_FLASH_EMPTY_INFO
117#define CONFIG_SYS_FLASH_SIZE 0x01000000 /* 16 MByte */
118#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max num of sects on one chip */
119#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks (= chip selects) */
120#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* not supported yet for AMD */
Heiko Schochera1d7c2d2008-01-11 15:15:15 +0100121
122/*
123 * Chip selects configuration
124 */
125/* Boot Chipselect */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200126#define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
127#define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
128#define CONFIG_SYS_BOOTCS_CFG 0x00047800
Heiko Schochera1d7c2d2008-01-11 15:15:15 +0100129
130/*
131 * Environment settings
132 */
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200133#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200134#define CONFIG_ENV_OFFSET 0x40000
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200135#define CONFIG_ENV_ADDR (CONFIG_SYS_TEXT_BASE + CONFIG_ENV_OFFSET)
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200136#define CONFIG_ENV_SECT_SIZE 0x20000
137#define CONFIG_ENV_SIZE 0x4000
138#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SECT_SIZE)
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200139#define CONFIG_ENV_ADDR_REDUND (CONFIG_SYS_TEXT_BASE + CONFIG_ENV_OFFSET_REDUND)
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200140#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
Heiko Schochera1d7c2d2008-01-11 15:15:15 +0100141#define CONFIG_ENV_OVERWRITE 1
142
143/*
144 * Ethernet configuration
145 */
146#define CONFIG_MPC5xxx_FEC 1
Ben Warrenbc1b9172009-02-05 23:58:25 -0800147#define CONFIG_MPC5xxx_FEC_MII100
Heiko Schochera1d7c2d2008-01-11 15:15:15 +0100148#define CONFIG_PHY_ADDR 0x01
149#define CONFIG_MII 1
150
151/*
152 * GPIO configuration
153 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200154#define CONFIG_SYS_GPS_PORT_CONFIG 0x00058044 /* PSC1=UART, PSC2=UART ; Ether=100MBit with MD
Heiko Schochera1d7c2d2008-01-11 15:15:15 +0100155 no PCI */
156
157/*
158 * Miscellaneous configurable options
159 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200160#define CONFIG_SYS_LONGHELP /* undef to save memory */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200161#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
162#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
163#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
164#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Heiko Schochera1d7c2d2008-01-11 15:15:15 +0100165
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200166#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
167#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
Heiko Schochera1d7c2d2008-01-11 15:15:15 +0100168
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200169#define CONFIG_SYS_LOAD_ADDR 0x200000 /* default load address */
Heiko Schochera1d7c2d2008-01-11 15:15:15 +0100170
Heiko Schochera1d7c2d2008-01-11 15:15:15 +0100171#define CONFIG_CMDLINE_EDITING 1
172
173/*
174 * Various low-level settings
175 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200176#define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
177#define CONFIG_SYS_HID0_FINAL HID0_ICE
Heiko Schochera1d7c2d2008-01-11 15:15:15 +0100178
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200179#define CONFIG_SYS_CS_BURST 0x00000000
180#define CONFIG_SYS_CS_DEADCYCLE 0x33333333
181#define CONFIG_SYS_RESET_ADDRESS 0xff000000
Heiko Schochera1d7c2d2008-01-11 15:15:15 +0100182
Heiko Schochera1d7c2d2008-01-11 15:15:15 +0100183#define OF_CPU "PowerPC,5200@0"
184#define OF_TBCLK (bd->bi_busfreq / 4)
185#define OF_SOC "soc5200@f0000000"
186#define OF_STDOUT_PATH "/soc5200@f0000000/serial@2000"
187
188#endif /* __CONFIG_H */