Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 0b9053d1d9dc09a0227a350ed42ea7a3dec0665a / . / configs / miqi-rk3288_defconfig
blob: 652e418ff39de45b139a1b9943f5232cfd85f988 [file] [log] [blame]
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SPL_SKIP_LOWLEVEL_INIT_ONLY=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]3CONFIG_SYS_ARCH_TIMER=y
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]4CONFIG_ARCH_ROCKCHIP=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]5CONFIG_TEXT_BASE=0x00000000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=1
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]7CONFIG_ENV_OFFSET=0x3F8000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="rk3288-miqi"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]9CONFIG_SPL_TEXT_BASE=0xff704000
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]10CONFIG_ROCKCHIP_RK3288=y
Philipp Tomsich798370f2017-06-29 11:21:15 +0200[diff] [blame]11CONFIG_SPL_ROCKCHIP_BACK_TO_BROM=y
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]12CONFIG_TARGET_MIQI_RK3288=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]13CONFIG_SPL_STACK_R_ADDR=0x80000
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]14CONFIG_DEBUG_UART_BASE=0xff690000
15CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]16CONFIG_SYS_LOAD_ADDR=0x800800
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]17CONFIG_DEBUG_UART=y
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame]18CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
19CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x100000
Tom Rini7f184322022-10-28 20:27:07 -0400[diff] [blame]20CONFIG_SYS_MONITOR_LEN=614400
Tom Rinib5bf5622017-08-25 17:50:27 -0400[diff] [blame]21# CONFIG_ANDROID_BOOT_IMAGE is not set
Simon Glass4be229d2019-07-20 20:51:14 -0600[diff] [blame]22CONFIG_USE_PREBOOT=y
Klaus Goger2b6b4f22018-05-25 23:45:05 +0200[diff] [blame]23CONFIG_DEFAULT_FDT_FILE="rk3288-miqi.dtb"
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]24CONFIG_SILENT_CONSOLE=y
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]25CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]26CONFIG_SPL_PAD_TO=0x7f8000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]27CONFIG_SPL_NO_BSS_LIMIT=y
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]28# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
29CONFIG_SPL_STACK=0xff718000
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]30CONFIG_SPL_STACK_R=y
31CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Tom Rinif3c2f992022-06-25 19:29:46 -0400[diff] [blame]32CONFIG_SYS_BOOTM_LEN=0x4000000
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]33CONFIG_CMD_GPIO=y
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]34CONFIG_CMD_GPT=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]35CONFIG_CMD_I2C=y
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]36CONFIG_CMD_MMC=y
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]37CONFIG_CMD_SPI=y
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]38CONFIG_CMD_USB=y
Urja Rannikko17dd9d32019-05-13 13:51:04 +0000[diff] [blame]39CONFIG_CMD_USB_MASS_STORAGE=y
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]40# CONFIG_CMD_SETEXPR is not set
41CONFIG_CMD_CACHE=y
42CONFIG_CMD_TIME=y
43CONFIG_CMD_PMIC=y
44CONFIG_CMD_REGULATOR=y
45# CONFIG_SPL_DOS_PARTITION is not set
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]46# CONFIG_SPL_EFI_PARTITION is not set
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]47CONFIG_SPL_OF_CONTROL=y
48CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]49CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]50CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]51CONFIG_NET_RANDOM_ETHADDR=y
52CONFIG_REGMAP=y
53CONFIG_SPL_REGMAP=y
54CONFIG_SYSCON=y
55CONFIG_SPL_SYSCON=y
56# CONFIG_SPL_SIMPLE_BUS is not set
57CONFIG_CLK=y
58CONFIG_SPL_CLK=y
Alex Kiernane80d2942018-05-29 15:30:55 +0000[diff] [blame]59CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]60CONFIG_ROCKCHIP_GPIO=y
61CONFIG_SYS_I2C_ROCKCHIP=y
62CONFIG_MMC_DW=y
63CONFIG_MMC_DW_ROCKCHIP=y
Miquel Raynal2e35dbb2019-10-03 19:50:05 +0200[diff] [blame]64CONFIG_MTD=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]65CONFIG_SF_DEFAULT_SPEED=20000000
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]66CONFIG_ETH_DESIGNWARE=y
67CONFIG_GMAC_ROCKCHIP=y
68CONFIG_PINCTRL=y
69CONFIG_SPL_PINCTRL=y
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]70CONFIG_DM_PMIC=y
71CONFIG_PMIC_ACT8846=y
72CONFIG_REGULATOR_ACT8846=y
73CONFIG_DM_REGULATOR_FIXED=y
74CONFIG_PWM_ROCKCHIP=y
75CONFIG_RAM=y
76CONFIG_SPL_RAM=y
Jagan Teki7748f502023-01-02 23:53:45 +0530[diff] [blame]77CONFIG_DM_RESET=y
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]78CONFIG_DEBUG_UART_SHIFT=2
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]79CONFIG_SYS_NS16550_MEM32=y
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]80CONFIG_SYSRESET=y
81CONFIG_USB=y
Philipp Tomsich54983812017-07-03 18:30:06 +0200[diff] [blame]82CONFIG_USB_DWC2=y
Adam Fordd4183d62018-01-02 10:39:52 -0600[diff] [blame]83CONFIG_ROCKCHIP_USB2_PHY=y
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]84CONFIG_USB_KEYBOARD=y
Chris Packham547cf412017-08-28 20:50:45 +1200[diff] [blame]85CONFIG_USB_HOST_ETHER=y
Chris Packhamb110e112017-08-28 20:50:46 +1200[diff] [blame]86CONFIG_USB_ETHER_ASIX=y
87CONFIG_USB_ETHER_SMSC95XX=y
Tom Rini2c082ab2021-07-26 21:10:37 -0400[diff] [blame]88CONFIG_USB_GADGET=y
89CONFIG_USB_GADGET_DWC2_OTG=y
Simon Glass52cb5042022-10-18 07:46:31 -0600[diff] [blame]90CONFIG_VIDEO=y
Anatolij Gustschindba36702020-02-04 22:43:06 +0100[diff] [blame]91# CONFIG_VIDEO_BPP8 is not set
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]92CONFIG_DISPLAY=y
93CONFIG_VIDEO_ROCKCHIP=y
eric.gao@rock-chips.com735ddea2017-04-17 22:24:23 +0800[diff] [blame]94CONFIG_DISPLAY_ROCKCHIP_HDMI=y
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]95CONFIG_CONSOLE_SCROLL_LINES=10
Jernej Skrabec971e53a2017-03-30 01:23:14 +0200[diff] [blame]96CONFIG_CMD_DHRYSTONE=y
97CONFIG_ERRNO_STR=y