blob: 75c70be7ac4def554b1560665fcc9d5d5aa70574 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
jason56ef75c2013-11-06 22:59:08 +08002/* Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
TsiChung Liewdd8513c2008-07-23 17:11:47 -05003 * Hayden Fraser (Hayden.Fraser@freescale.com)
TsiChung Liewdd8513c2008-07-23 17:11:47 -05004 */
5
6#ifndef _M5253DEMO_H
7#define _M5253DEMO_H
8
Simon Glassfb64e362020-05-10 11:40:09 -06009#include <linux/stringify.h>
10
Tom Rini6a5dccc2022-11-16 13:10:41 -050011#define CFG_SYS_UART_PORT (0)
TsiChung Liewdd8513c2008-07-23 17:11:47 -050012
TsiChung Liewdd8513c2008-07-23 17:11:47 -050013/* Configuration for environment
14 * Environment is embedded in u-boot in the second sector of the flash
15 */
TsiChung Liewdd8513c2008-07-23 17:11:47 -050016
angelo@sysam.it6312a952015-03-29 22:54:16 +020017#define LDS_BOARD_TEXT \
Simon Glass547cb402017-08-03 12:21:49 -060018 . = DEFINED(env_offset) ? env_offset : .; \
19 env/embedded.o(.text*);
angelo@sysam.it6312a952015-03-29 22:54:16 +020020
TsiChung Liewdd8513c2008-07-23 17:11:47 -050021#ifdef CONFIG_DRIVER_DM9000
Tom Rinic9edebe2022-12-04 10:03:50 -050022# define CFG_EXTRA_ENV_SETTINGS \
TsiChung Liewdd8513c2008-07-23 17:11:47 -050023 "netdev=eth0\0" \
Marek Vasut0b3176c2012-09-23 17:41:24 +020024 "inpclk=" __stringify(CONFIG_SYS_INPUT_CLKSRC) "\0" \
TsiChung Liewdd8513c2008-07-23 17:11:47 -050025 "loadaddr=10000\0" \
26 "u-boot=u-boot.bin\0" \
27 "load=tftp ${loadaddr) ${u-boot}\0" \
28 "upd=run load; run prog\0" \
TsiChung Liew3dd72f62010-03-10 11:56:36 -060029 "prog=prot off 0xff800000 0xff82ffff;" \
30 "era 0xff800000 0xff82ffff;" \
TsiChung Liew0212f742010-03-15 19:39:21 -050031 "cp.b ${loadaddr} 0xff800000 ${filesize};" \
TsiChung Liewdd8513c2008-07-23 17:11:47 -050032 "save\0" \
33 ""
34#endif
35
TsiChung Liew0c1e3252008-08-19 03:01:19 +060036/* I2C */
Tom Rini6a5dccc2022-11-16 13:10:41 -050037#define CFG_SYS_I2C_PINMUX_REG (*(u32 *) (CFG_SYS_MBAR+0x19C))
38#define CFG_SYS_I2C_PINMUX_CLR (0xFFFFE7FF)
39#define CFG_SYS_I2C_PINMUX_SET (0)
TsiChung Liew0c1e3252008-08-19 03:01:19 +060040
Tom Rini6a5dccc2022-11-16 13:10:41 -050041#undef CFG_SYS_PLL_BYPASS /* bypass PLL for test purpose */
42#define CFG_SYS_FAST_CLK
43#ifdef CFG_SYS_FAST_CLK
44# define CFG_SYS_PLLCR 0x1243E054
45# define CFG_SYS_CLK 140000000
TsiChung Liewdd8513c2008-07-23 17:11:47 -050046#else
Tom Rini6a5dccc2022-11-16 13:10:41 -050047# define CFG_SYS_PLLCR 0x135a4140
48# define CFG_SYS_CLK 70000000
TsiChung Liewdd8513c2008-07-23 17:11:47 -050049#endif
50
51/*
52 * Low Level Configuration Settings
53 * (address mappings, register initial values, etc.)
54 * You should know what you are doing if you make changes here.
55 */
56
Tom Rini6a5dccc2022-11-16 13:10:41 -050057#define CFG_SYS_MBAR 0x10000000 /* Register Base Addrs */
58#define CFG_SYS_MBAR2 0x80000000 /* Module Base Addrs 2 */
TsiChung Liewdd8513c2008-07-23 17:11:47 -050059
60/*
61 * Definitions for initial stack pointer and data area (in DPRAM)
62 */
Tom Rini6a5dccc2022-11-16 13:10:41 -050063#define CFG_SYS_INIT_RAM_ADDR 0x20000000
64#define CFG_SYS_INIT_RAM_SIZE 0x10000 /* Size of used area in internal SRAM */
TsiChung Liewdd8513c2008-07-23 17:11:47 -050065
66/*
67 * Start addresses for the final memory configuration
68 * (Set up by the startup code)
Tom Rinibb4dd962022-11-16 13:10:37 -050069 * Please note that CFG_SYS_SDRAM_BASE _must_ start at 0
TsiChung Liewdd8513c2008-07-23 17:11:47 -050070 */
Tom Rinibb4dd962022-11-16 13:10:37 -050071#define CFG_SYS_SDRAM_BASE 0x00000000
72#define CFG_SYS_SDRAM_SIZE 16 /* SDRAM size in MB */
TsiChung Liewdd8513c2008-07-23 17:11:47 -050073
TsiChung Liewdd8513c2008-07-23 17:11:47 -050074/*
75 * For booting Linux, the board info and command line data
76 * have to be in the first 8 MB of memory, since this is
77 * the maximum mapped by the Linux kernel during initialization ??
78 */
Tom Rini6a5dccc2022-11-16 13:10:41 -050079#define CFG_SYS_BOOTMAPSZ (CFG_SYS_SDRAM_BASE + (CFG_SYS_SDRAM_SIZE << 20))
TsiChung Liewdd8513c2008-07-23 17:11:47 -050080
81/* FLASH organization */
Tom Rini6a5dccc2022-11-16 13:10:41 -050082#define CFG_SYS_FLASH_BASE (CFG_SYS_CS0_BASE)
TsiChung Liewdd8513c2008-07-23 17:11:47 -050083
84#define FLASH_SST6401B 0x200
85#define SST_ID_xF6401B 0x236D236D
86
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020087#ifdef CONFIG_SYS_FLASH_CFI
TsiChung Liewdd8513c2008-07-23 17:11:47 -050088/*
89 * Unable to use CFI driver, due to incompatible sector erase command by SST.
90 * Amd/Atmel use 0x30 for sector erase, SST use 0x50.
91 * 0x30 is block erase in SST
92 */
Tom Rini6a5dccc2022-11-16 13:10:41 -050093# define CFG_SYS_FLASH_SIZE 0x800000
TsiChung Liewdd8513c2008-07-23 17:11:47 -050094#else
Tom Rini6a5dccc2022-11-16 13:10:41 -050095# define CFG_SYS_SST_SECT 2048
96# define CFG_SYS_SST_SECTSZ 0x1000
TsiChung Liewdd8513c2008-07-23 17:11:47 -050097#endif
98
99/* Cache Configuration */
TsiChung Liewdd8513c2008-07-23 17:11:47 -0500100
Tom Rini6a5dccc2022-11-16 13:10:41 -0500101#define ICACHE_STATUS (CFG_SYS_INIT_RAM_ADDR + \
102 CFG_SYS_INIT_RAM_SIZE - 8)
103#define DCACHE_STATUS (CFG_SYS_INIT_RAM_ADDR + \
104 CFG_SYS_INIT_RAM_SIZE - 4)
105#define CFG_SYS_ICACHE_INV (CF_CACR_DCM)
106#define CFG_SYS_CACHE_ACR0 (CFG_SYS_FLASH_BASE | \
TsiChung Liew0ee47d42010-03-11 22:12:53 -0600107 CF_ADDRMASK(8) | \
108 CF_ACR_EN | CF_ACR_SM_ALL)
Tom Rini6a5dccc2022-11-16 13:10:41 -0500109#define CFG_SYS_CACHE_ACR1 (CFG_SYS_SDRAM_BASE | \
Tom Rinibb4dd962022-11-16 13:10:37 -0500110 CF_ADDRMASK(CFG_SYS_SDRAM_SIZE) | \
TsiChung Liew0ee47d42010-03-11 22:12:53 -0600111 CF_ACR_EN | CF_ACR_SM_ALL)
Tom Rini6a5dccc2022-11-16 13:10:41 -0500112#define CFG_SYS_CACHE_ICACR (CF_CACR_CENB | CF_CACR_CEIB | \
TsiChung Liew0ee47d42010-03-11 22:12:53 -0600113 CF_CACR_DBWE)
114
Tom Rini6a5dccc2022-11-16 13:10:41 -0500115#define CFG_SYS_CS0_BASE 0xFF800000
116#define CFG_SYS_CS0_MASK 0x007F0021
117#define CFG_SYS_CS0_CTRL 0x00001D80
TsiChung Liewdd8513c2008-07-23 17:11:47 -0500118
Tom Rini6a5dccc2022-11-16 13:10:41 -0500119#define CFG_SYS_CS1_BASE 0xE0000000
120#define CFG_SYS_CS1_MASK 0x00000001
121#define CFG_SYS_CS1_CTRL 0x00003DD8
TsiChung Liewdd8513c2008-07-23 17:11:47 -0500122
123/*-----------------------------------------------------------------------
124 * Port configuration
125 */
Tom Rini6a5dccc2022-11-16 13:10:41 -0500126#define CFG_SYS_GPIO_FUNC 0x00000008 /* Set gpio pins: none */
127#define CFG_SYS_GPIO1_FUNC 0x00df00f0 /* 36-39(SWITCH),48-52(FPGAs),54 */
128#define CFG_SYS_GPIO_EN 0x00000008 /* Set gpio output enable */
129#define CFG_SYS_GPIO1_EN 0x00c70000 /* Set gpio output enable */
130#define CFG_SYS_GPIO_OUT 0x00000008 /* Set outputs to default state */
131#define CFG_SYS_GPIO1_OUT 0x00c70000 /* Set outputs to default state */
132#define CFG_SYS_GPIO1_LED 0x00400000 /* user led */
TsiChung Liewdd8513c2008-07-23 17:11:47 -0500133
TsiChung Liewdd8513c2008-07-23 17:11:47 -0500134#endif /* _M5253DEMO_H */