Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 084d88f3889a6dd8de0506a9ad66db34325486f7 / . / configs / nanopi-r5c-rk3568_defconfig
blob: 0f1a9461a0ce8e9acbdb56f93d9e597e6f995184 [file] [log] [blame]
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]1CONFIG_ARM=y
2CONFIG_SKIP_LOWLEVEL_INIT=y
Jonas Karlmanac800512023-08-02 19:59:33 +0000[diff] [blame]3CONFIG_SYS_HAS_NONCACHED_MEMORY=y
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]4CONFIG_COUNTER_FREQUENCY=24000000
5CONFIG_ARCH_ROCKCHIP=y
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]6CONFIG_NR_DRAM_BANKS=2
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]7CONFIG_DEFAULT_DEVICE_TREE="rk3568-nanopi-r5c"
8CONFIG_ROCKCHIP_RK3568=y
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]9CONFIG_SPL_SERIAL=y
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]10CONFIG_DEBUG_UART_BASE=0xFE660000
11CONFIG_DEBUG_UART_CLOCK=24000000
12CONFIG_SYS_LOAD_ADDR=0xc00800
Jonas Karlmanac800512023-08-02 19:59:33 +0000[diff] [blame]13CONFIG_PCI=y
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]14CONFIG_DEBUG_UART=y
15CONFIG_FIT=y
16CONFIG_FIT_VERBOSE=y
Jonas Karlman6c8ecef2023-08-02 19:49:46 +0000[diff] [blame]17CONFIG_SPL_FIT_SIGNATURE=y
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]18CONFIG_SPL_LOAD_FIT=y
Jonas Karlman6c8ecef2023-08-02 19:49:46 +0000[diff] [blame]19CONFIG_LEGACY_IMAGE_FORMAT=y
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]20CONFIG_DEFAULT_FDT_FILE="rockchip/rk3568-nanopi-r5c.dtb"
21# CONFIG_DISPLAY_CPUINFO is not set
22CONFIG_DISPLAY_BOARDINFO_LATE=y
23CONFIG_SPL_MAX_SIZE=0x40000
24CONFIG_SPL_PAD_TO=0x7f8000
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]25# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]26CONFIG_SPL_ATF=y
27CONFIG_CMD_GPIO=y
28CONFIG_CMD_GPT=y
29CONFIG_CMD_I2C=y
30CONFIG_CMD_MMC=y
Jonas Karlmanac800512023-08-02 19:59:33 +0000[diff] [blame]31CONFIG_CMD_PCI=y
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]32CONFIG_CMD_USB=y
33CONFIG_CMD_PMIC=y
34CONFIG_CMD_REGULATOR=y
35# CONFIG_SPL_DOS_PARTITION is not set
36CONFIG_SPL_OF_CONTROL=y
37CONFIG_OF_LIVE=y
Jonas Karlman6c8ecef2023-08-02 19:49:46 +0000[diff] [blame]38CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]39CONFIG_SPL_DM_WARN=y
Jonas Karlman6c8ecef2023-08-02 19:49:46 +0000[diff] [blame]40CONFIG_SPL_DM_SEQ_ALIAS=y
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]41CONFIG_SPL_REGMAP=y
42CONFIG_SPL_SYSCON=y
43CONFIG_SPL_CLK=y
44CONFIG_ROCKCHIP_GPIO=y
45CONFIG_SYS_I2C_ROCKCHIP=y
46CONFIG_MISC=y
47CONFIG_SUPPORT_EMMC_RPMB=y
48CONFIG_MMC_DW=y
49CONFIG_MMC_DW_ROCKCHIP=y
50CONFIG_MMC_SDHCI=y
51CONFIG_MMC_SDHCI_SDMA=y
52CONFIG_MMC_SDHCI_ROCKCHIP=y
Jonas Karlmanac800512023-08-02 19:59:33 +0000[diff] [blame]53CONFIG_RTL8169=y
54CONFIG_PCIE_DW_ROCKCHIP=y
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]55CONFIG_PHY_ROCKCHIP_INNO_USB2=y
56CONFIG_PHY_ROCKCHIP_NANENG_COMBOPHY=y
Jonas Karlman6c8ecef2023-08-02 19:49:46 +0000[diff] [blame]57CONFIG_SPL_PINCTRL=y
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]58CONFIG_DM_PMIC=y
59CONFIG_PMIC_RK8XX=y
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]60CONFIG_REGULATOR_RK8XX=y
61CONFIG_PWM_ROCKCHIP=y
62CONFIG_SPL_RAM=y
63CONFIG_BAUDRATE=1500000
64CONFIG_DEBUG_UART_SHIFT=2
65CONFIG_SYS_NS16550_MEM32=y
66CONFIG_SYSRESET=y
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]67CONFIG_USB=y
68CONFIG_USB_XHCI_HCD=y
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]69CONFIG_USB_EHCI_HCD=y
70CONFIG_USB_EHCI_GENERIC=y
71CONFIG_USB_OHCI_HCD=y
72CONFIG_USB_OHCI_GENERIC=y
73CONFIG_USB_DWC3=y
Jonas Karlmand0de5dc2023-07-30 22:59:59 +0000[diff] [blame]74CONFIG_USB_DWC3_GENERIC=y
Tianling Shen865fd9a2023-05-30 15:11:22 +0800[diff] [blame]75CONFIG_ERRNO_STR=y