| /* |
| * Copyright (C) 2014 Freescale Semiconductor |
| * |
| * SPDX-License-Identifier: GPL-2.0+ |
| */ |
| |
| #ifndef __LS2_COMMON_H |
| #define __LS2_COMMON_H |
| |
| #define CONFIG_SYS_GENERIC_BOARD |
| |
| #define CONFIG_REMAKE_ELF |
| #define CONFIG_FSL_LSCH3 |
| #define CONFIG_LS2085A |
| #define CONFIG_GICV3 |
| #define CONFIG_FSL_TZPC_BP147 |
| |
| /* Link Definitions */ |
| #define CONFIG_SYS_TEXT_BASE 0x30001000 |
| |
| #ifdef CONFIG_EMU |
| #define CONFIG_SYS_NO_FLASH |
| #endif |
| |
| #define CONFIG_SUPPORT_RAW_INITRD |
| |
| #define CONFIG_SKIP_LOWLEVEL_INIT |
| #define CONFIG_BOARD_EARLY_INIT_F 1 |
| |
| /* Flat Device Tree Definitions */ |
| #define CONFIG_OF_LIBFDT |
| #define CONFIG_OF_BOARD_SETUP |
| |
| /* new uImage format support */ |
| #define CONFIG_FIT |
| #define CONFIG_FIT_VERBOSE /* enable fit_format_{error,warning}() */ |
| |
| #define CONFIG_FSL_DDR_INTERACTIVE /* Interactive debugging */ |
| #ifndef CONFIG_SYS_FSL_DDR4 |
| #define CONFIG_SYS_FSL_DDR3 /* Use DDR3 memory */ |
| #define CONFIG_SYS_DDR_RAW_TIMING |
| #endif |
| #define CONFIG_DIMM_SLOTS_PER_CTLR 1 |
| #define CONFIG_CHIP_SELECTS_PER_CTRL 4 |
| |
| #define CONFIG_SYS_FSL_DDR_INTLV_256B /* force 256 byte interleaving */ |
| |
| #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL |
| #define CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY 0 |
| #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE |
| #define CONFIG_SYS_DDR_BLOCK2_BASE 0x8080000000ULL |
| #define CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS 2 |
| |
| /* |
| * SMP Definitinos |
| */ |
| #define CPU_RELEASE_ADDR secondary_boot_func |
| |
| #define CONFIG_SYS_FSL_OTHER_DDR_NUM_CTRLS |
| #define CONFIG_SYS_DP_DDR_BASE 0x6000000000ULL |
| /* |
| * DDR controller use 0 as the base address for binding. |
| * It is mapped to CONFIG_SYS_DP_DDR_BASE for core to access. |
| */ |
| #define CONFIG_SYS_DP_DDR_BASE_PHY 0 |
| #define CONFIG_DP_DDR_CTRL 2 |
| #define CONFIG_DP_DDR_NUM_CTRLS 1 |
| #define CONFIG_DP_DDR_DIMM_SLOTS_PER_CTLR 1 |
| |
| /* Generic Timer Definitions */ |
| #define COUNTER_FREQUENCY 12000000 /* 12MHz */ |
| |
| /* Size of malloc() pool */ |
| #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128 * 1024) |
| |
| /* I2C */ |
| #define CONFIG_CMD_I2C |
| #define CONFIG_SYS_I2C |
| #define CONFIG_SYS_I2C_MXC |
| #define CONFIG_SYS_MXC_I2C1_SPEED 40000000 |
| #define CONFIG_SYS_MXC_I2C2_SPEED 40000000 |
| |
| /* Serial Port */ |
| #define CONFIG_CONS_INDEX 2 |
| #define CONFIG_SYS_NS16550 |
| #define CONFIG_SYS_NS16550_SERIAL |
| #define CONFIG_SYS_NS16550_REG_SIZE 1 |
| #define CONFIG_SYS_NS16550_CLK (get_bus_freq(0)/2) |
| |
| #define CONFIG_BAUDRATE 115200 |
| #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } |
| |
| /* IFC */ |
| #define CONFIG_FSL_IFC |
| #define CONFIG_SYS_NOR0_CSPR_EXT (0x0) |
| #define CONFIG_SYS_NOR_AMASK IFC_AMASK(128*1024*1024) |
| /* |
| * During booting, CS0 needs to be at the region of 0x30000000, i.e. the IFC |
| * address 0. But this region is limited to 256MB. To accommodate bigger NOR |
| * flash and other devices, we will map CS0 to 0x580000000 after relocation. |
| * CONFIG_SYS_FLASH_BASE has the final address (core view) |
| * CONFIG_SYS_FLASH_BASE_PHYS has the final address (IFC view) |
| * CONFIG_SYS_FLASH_BASE_PHYS_EARLY has the temporary IFC address |
| * CONFIG_SYS_TEXT_BASE is linked to 0x30000000 for booting |
| */ |
| #define CONFIG_SYS_FLASH_BASE 0x580000000ULL |
| #define CONFIG_SYS_FLASH_BASE_PHYS 0x80000000 |
| #define CONFIG_SYS_FLASH_BASE_PHYS_EARLY 0x00000000 |
| |
| /* |
| * NOR Flash Timing Params |
| */ |
| #define CONFIG_SYS_NOR0_CSPR \ |
| (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \ |
| CSPR_PORT_SIZE_16 | \ |
| CSPR_MSEL_NOR | \ |
| CSPR_V) |
| #define CONFIG_SYS_NOR0_CSPR_EARLY \ |
| (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS_EARLY) | \ |
| CSPR_PORT_SIZE_16 | \ |
| CSPR_MSEL_NOR | \ |
| CSPR_V) |
| #define CONFIG_SYS_NOR_CSOR CSOR_NOR_ADM_SHIFT(12) |
| #define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x1) | \ |
| FTIM0_NOR_TEADC(0x1) | \ |
| FTIM0_NOR_TEAHC(0x1)) |
| #define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x1) | \ |
| FTIM1_NOR_TRAD_NOR(0x1)) |
| #define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x0) | \ |
| FTIM2_NOR_TCH(0x0) | \ |
| FTIM2_NOR_TWP(0x1)) |
| #define CONFIG_SYS_NOR_FTIM3 0x04000000 |
| #define CONFIG_SYS_IFC_CCR 0x01000000 |
| |
| #ifndef CONFIG_SYS_NO_FLASH |
| #define CONFIG_FLASH_CFI_DRIVER |
| #define CONFIG_SYS_FLASH_CFI |
| #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE |
| #define CONFIG_SYS_FLASH_QUIET_TEST |
| #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */ |
| |
| #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ |
| #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */ |
| #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ |
| #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ |
| |
| #define CONFIG_SYS_FLASH_EMPTY_INFO |
| #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE } |
| #endif |
| |
| #define CONFIG_NAND_FSL_IFC |
| #define CONFIG_SYS_NAND_MAX_ECCPOS 256 |
| #define CONFIG_SYS_NAND_MAX_OOBFREE 2 |
| #define CONFIG_SYS_NAND_BASE 0x520000000 |
| #define CONFIG_SYS_NAND_BASE_PHYS 0x20000000 |
| |
| #define CONFIG_SYS_NAND_CSPR_EXT (0x0) |
| #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ |
| | CSPR_PORT_SIZE_8 /* Port Size = 8 bit */ \ |
| | CSPR_MSEL_NAND /* MSEL = NAND */ \ |
| | CSPR_V) |
| #define CONFIG_SYS_NAND_AMASK IFC_AMASK(64 * 1024) |
| |
| #define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \ |
| | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \ |
| | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \ |
| | CSOR_NAND_RAL_3 /* RAL = 2Byes */ \ |
| | CSOR_NAND_PGS_2K /* Page Size = 2K */ \ |
| | CSOR_NAND_SPRZ_64/* Spare size = 64 */ \ |
| | CSOR_NAND_PB(64)) /*Pages Per Block = 64*/ |
| |
| #define CONFIG_SYS_NAND_ONFI_DETECTION |
| |
| /* ONFI NAND Flash mode0 Timing Params */ |
| #define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x07) | \ |
| FTIM0_NAND_TWP(0x18) | \ |
| FTIM0_NAND_TWCHT(0x07) | \ |
| FTIM0_NAND_TWH(0x0a)) |
| #define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32) | \ |
| FTIM1_NAND_TWBE(0x39) | \ |
| FTIM1_NAND_TRR(0x0e) | \ |
| FTIM1_NAND_TRP(0x18)) |
| #define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x0f) | \ |
| FTIM2_NAND_TREH(0x0a) | \ |
| FTIM2_NAND_TWHRE(0x1e)) |
| #define CONFIG_SYS_NAND_FTIM3 0x0 |
| |
| #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE } |
| #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
| #define CONFIG_MTD_NAND_VERIFY_WRITE |
| #define CONFIG_CMD_NAND |
| |
| #define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024) |
| |
| #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT |
| #define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR_EARLY |
| #define CONFIG_SYS_CSPR0_FINAL CONFIG_SYS_NOR0_CSPR |
| #define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK |
| #define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR |
| #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0 |
| #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1 |
| #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2 |
| #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3 |
| |
| /* MC firmware */ |
| #define CONFIG_FSL_MC_ENET |
| #define CONFIG_SYS_LS_MC_DRAM_BLOCK_MIN_SIZE (512UL * 1024 * 1024) |
| #define CONFIG_SYS_LS_MC_FW_IN_NOR |
| #define CONFIG_SYS_LS_MC_FW_ADDR 0x580200000ULL |
| /* TODO Actual FW length needs to be determined at runtime from FW header */ |
| #define CONFIG_SYS_LS_MC_FW_LENGTH (4U * 1024 * 1024) |
| #define CONFIG_SYS_LS_MC_DPL_IN_NOR |
| #define CONFIG_SYS_LS_MC_DPL_ADDR 0x5806C0000ULL |
| /* TODO Actual DPL max length needs to be confirmed with the MC FW team */ |
| #define CONFIG_SYS_LS_MC_DPL_LENGTH 4096 |
| #define CONFIG_SYS_LS_MC_DRAM_DPL_OFFSET 0xe00000 |
| |
| /* Carve the MC private DRAM block from the end of DRAM */ |
| #ifdef CONFIG_FSL_MC_ENET |
| #define CONFIG_SYS_MEM_TOP_HIDE mc_get_dram_block_size() |
| #endif |
| |
| /* Command line configuration */ |
| #define CONFIG_CMD_CACHE |
| #define CONFIG_CMD_BDI |
| #define CONFIG_CMD_DHCP |
| #define CONFIG_CMD_ENV |
| #define CONFIG_CMD_FLASH |
| #define CONFIG_CMD_IMI |
| #define CONFIG_CMD_MEMORY |
| #define CONFIG_CMD_MII |
| #define CONFIG_CMD_NET |
| #define CONFIG_CMD_PING |
| #define CONFIG_CMD_SAVEENV |
| #define CONFIG_CMD_RUN |
| #define CONFIG_CMD_BOOTD |
| #define CONFIG_CMD_ECHO |
| #define CONFIG_CMD_SOURCE |
| #define CONFIG_CMD_FAT |
| #define CONFIG_DOS_PARTITION |
| |
| /* Miscellaneous configurable options */ |
| #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_DDR_SDRAM_BASE + 0x10000000) |
| #define CONFIG_ARCH_EARLY_INIT_R |
| |
| /* Physical Memory Map */ |
| /* fixme: these need to be checked against the board */ |
| #define CONFIG_CHIP_SELECTS_PER_CTRL 4 |
| #define CONFIG_SYS_CLK_FREQ 100000000 |
| #define CONFIG_DDR_CLK_FREQ 133333333 |
| |
| |
| #define CONFIG_NR_DRAM_BANKS 3 |
| |
| #define CONFIG_HWCONFIG |
| #define HWCONFIG_BUFFER_SIZE 128 |
| |
| #define CONFIG_DISPLAY_CPUINFO |
| |
| /* Initial environment variables */ |
| #define CONFIG_EXTRA_ENV_SETTINGS \ |
| "hwconfig=fsl_ddr:bank_intlv=auto\0" \ |
| "loadaddr=0x80100000\0" \ |
| "kernel_addr=0x100000\0" \ |
| "ramdisk_addr=0x800000\0" \ |
| "ramdisk_size=0x2000000\0" \ |
| "fdt_high=0xffffffffffffffff\0" \ |
| "initrd_high=0xffffffffffffffff\0" \ |
| "kernel_start=0x581200000\0" \ |
| "kernel_load=0xa0000000\0" \ |
| "kernel_size=0x1000000\0" \ |
| "console=ttyAMA0,38400n8\0" |
| |
| #define CONFIG_BOOTARGS "console=ttyS1,115200 root=/dev/ram0 " \ |
| "earlycon=uart8250,mmio,0x21c0600,115200 " \ |
| "default_hugepagesz=2m hugepagesz=2m " \ |
| "hugepages=16" |
| #define CONFIG_BOOTCOMMAND "cp.b $kernel_start $kernel_load " \ |
| "$kernel_size && bootm $kernel_load" |
| #define CONFIG_BOOTDELAY 1 |
| |
| /* Store environment at top of flash */ |
| #define CONFIG_ENV_IS_NOWHERE 1 |
| #define CONFIG_ENV_SIZE 0x1000 |
| |
| /* Monitor Command Prompt */ |
| #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */ |
| #define CONFIG_SYS_PROMPT "> " |
| #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ |
| sizeof(CONFIG_SYS_PROMPT) + 16) |
| #define CONFIG_SYS_HUSH_PARSER |
| #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " |
| #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot args buffer */ |
| #define CONFIG_SYS_LONGHELP |
| #define CONFIG_CMDLINE_EDITING 1 |
| #define CONFIG_SYS_MAXARGS 64 /* max command args */ |
| |
| #ifndef __ASSEMBLY__ |
| unsigned long mc_get_dram_block_size(void); |
| #endif |
| |
| #endif /* __LS2_COMMON_H */ |