Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
b539b6cd4b2d7f390b0aa610b8d7cc1b29b96ec8
/
docs
271a5ac
TBB: use SHA256 to generate the certificate signatures
by Juan Castillo
· Mon Feb 16 10:34:28 2015 +0000
2b7de2b
Export maximum affinity using PLATFORM_MAX_AFFLVL macro
by Soby Mathew
· Thu Feb 12 14:45:02 2015 +0000
3a97f66
Fix model command line for legacy VE memory map
by Achin Gupta
· Wed Feb 04 14:29:32 2015 +0000
4511942
Merge pull request #254 from achingupta/ag/v1.1-doc-updates
by danh-arm
· Tue Feb 03 13:13:16 2015 +0000
e619e14
TBB: Add documentation for Trusted Board Boot
by Achin Gupta
· Sun Jan 25 22:44:23 2015 +0000
e357a9e
Documentation for version 1.1
by Achin Gupta
· Mon Feb 02 17:31:42 2015 +0000
bb59885
Merge pull request #253 from danh-arm/dh/deps-for-v1.1
by danh-arm
· Mon Feb 02 18:33:17 2015 +0000
0139189
Move up dependency versions in user guide
by Sandrine Bailleux
· Wed Jan 14 14:15:19 2015 +0000
8cdd682
Miscellaneous doc fixes for v1.1
by Sandrine Bailleux
· Wed Jan 28 10:11:48 2015 +0000
b5a6304
Fix the Cortex-A57 reset handler register usage
by Soby Mathew
· Thu Jan 29 12:00:58 2015 +0000
5e29c75
TBB: add a platform specific function to validate the ROTPK
by Juan Castillo
· Wed Jan 07 10:39:25 2015 +0000
09a16c0
Merge pull request #248 from jcastillo-arm/jc/tf-issues/212_1
by danh-arm
· Wed Jan 28 10:42:32 2015 +0000
36433d1
Call reset handlers upon BL3-1 entry.
by Yatharth Kochar
· Thu Nov 20 18:09:41 2014 +0000
47903c0
Demonstrate model for routing IRQs to EL3
by Soby Mathew
· Tue Jan 13 15:48:26 2015 +0000
1df077b
Increment the PSCI VERSION to 1.0
by Soby Mathew
· Thu Jan 15 11:49:58 2015 +0000
e33ee5f
FVP: Allow BL3-2 to sit in the secure region of DRAM
by Juan Castillo
· Fri Dec 19 09:51:00 2014 +0000
74e52a7
Validate power_state and entrypoint when executing PSCI calls
by Soby Mathew
· Thu Oct 02 16:56:51 2014 +0100
ffb4ab1
Remove `ns_entrypoint` and `mpidr` from parameters in pm_ops
by Soby Mathew
· Fri Sep 26 15:08:52 2014 +0100
2ae2043
Remove coherent memory from the BL memory maps
by Soby Mathew
· Thu Jan 08 18:02:44 2015 +0000
91965a5
Merge pull request #233 from jcastillo-arm/jc/tf-issues/254
by danh-arm
· Fri Jan 16 17:55:45 2015 +0000
3035fd3
Merge pull request #232 from jcastillo-arm/jc/fix_doc_bl31
by danh-arm
· Mon Jan 12 17:04:03 2015 +0000
127d26d
Fix reset to BL3-1 instructions in user guide, part 3
by Juan Castillo
· Thu Nov 20 17:31:14 2014 +0000
25965c1
Merge pull request #231 from jcastillo-arm/jc/fip_bin
by danh-arm
· Mon Jan 12 14:47:03 2015 +0000
cb874b2
Merge pull request #230 from sandrine-bailleux/sb/doc-updates
by danh-arm
· Mon Jan 12 14:45:56 2015 +0000
6ba59eb
Juno: Add support for image overlaying in Trusted SRAM
by Juan Castillo
· Fri Nov 07 09:44:58 2014 +0000
6ae3a30
User Guide: Enable secure memory on Foundation FVP
by Sandrine Bailleux
· Thu Jan 08 11:48:34 2015 +0000
7f9a466
Create Table of Content links in markdown files
by Joakim Bech
· Tue Nov 25 10:55:26 2014 +0100
860cc3b
Specify FIP filename at build time
by Juan Castillo
· Mon Nov 24 11:45:12 2014 +0000
937488b
Optimize Cortex-A57 cluster power down sequence on Juno
by Soby Mathew
· Mon Sep 22 14:13:34 2014 +0100
c088433
Apply errata workarounds only when major/minor revisions match.
by Soby Mathew
· Mon Sep 22 12:11:36 2014 +0100
de8daec
Merge pull request #217 from jcastillo-arm/jc/tf-issues/257
by danh-arm
· Tue Oct 28 12:25:51 2014 +0000
42a617d
FVP: keep shared data in Trusted SRAM
by Juan Castillo
· Wed Sep 24 10:00:06 2014 +0100
921b877
Juno: Reserve some DDR-DRAM for secure use
by Juan Castillo
· Fri Sep 05 17:29:38 2014 +0100
c288886
Add opteed based on tspd
by Jens Wiklander
· Mon Aug 04 15:39:58 2014 +0200
dbee7fc
Add support for specifying pre-built BL binaries in Makefile
by Soby Mathew
· Mon Sep 08 17:51:01 2014 +0100
33b23a8
Merge pull request #205 from danh-arm/dh/1.0-docs
by danh-arm
· Thu Aug 28 15:39:55 2014 +0100
98b6b5d
Documentation for version 1.0
by Dan Handley
· Tue Aug 26 19:18:55 2014 +0100
da98218
Fix minor issues in user guide
by Dan Handley
· Thu Aug 28 14:04:06 2014 +0100
046cd3f
Miscellaneous documentation fixes
by Sandrine Bailleux
· Wed Aug 06 11:27:23 2014 +0100
11b3491
Merge pull request #202 from achingupta/ag/fw-design-juno-update
by danh-arm
· Wed Aug 27 18:27:19 2014 +0100
168776a
Add information about Juno in firmware-design.md
by Juan Castillo
· Tue Aug 26 17:28:03 2014 +0100
6dd605e
Merge pull request #200 from danh-arm/dh/fix-reset-to-bl31-part2
by danh-arm
· Wed Aug 27 17:26:30 2014 +0100
9da6bca
Add Juno instructions to user guide
by Juan Castillo
· Tue Aug 19 10:53:33 2014 +0100
188fc54
Fix reset to BL3-1 instructions in user guide, part 2
by Dan Handley
· Tue Aug 26 16:02:19 2014 +0100
ac85e56
Move up dependency versions in user guide
by Dan Handley
· Thu Aug 14 09:14:52 2014 +0100
35f46d8
Add documentation for CPU specific abstraction and Errata workarounds
by Soby Mathew
· Mon Aug 18 16:57:56 2014 +0100
8e2f287
Add CPU specific power management operations
by Soby Mathew
· Thu Aug 14 12:49:05 2014 +0100
f1785fd
Add platform API for reset handling
by Soby Mathew
· Thu Aug 14 12:22:32 2014 +0100
4fd2f5c
Clarify platform porting interface to TSP
by Dan Handley
· Mon Aug 04 11:41:20 2014 +0100
3aa9216
Remove redundant io_init() function
by Dan Handley
· Mon Aug 04 18:31:43 2014 +0100
71ac11f
Merge pull request #184 from jcastillo-arm/jc/tf-issues/100
by danh-arm
· Thu Aug 14 09:52:22 2014 +0100
603fbe8
Merge pull request #186 from danh-arm/dh/fix-reset-to-bl31
by danh-arm
· Thu Aug 14 09:50:45 2014 +0100
48e84b3
FVP: make usage of Trusted DRAM optional at build time
by Juan Castillo
· Tue Aug 12 13:51:51 2014 +0100
8964fd2
Fix reset to BL3-1 instructions in user guide
by Dan Handley
· Wed Aug 13 12:06:42 2014 +0100
0d84657
Merge pull request #183 from danh-arm/dh/print_output2
by danh-arm
· Tue Aug 12 16:57:46 2014 +0100
cba2c50
Add concept of console output log levels
by Dan Handley
· Fri Aug 08 14:36:42 2014 +0100
5193c09
Merge pull request #182 from soby-mathew/sm/stack_optimize
by danh-arm
· Tue Aug 12 16:38:11 2014 +0100
0c70c57
FVP: apply new naming conventions to memory regions
by Juan Castillo
· Tue Aug 12 13:04:43 2014 +0100
beb83d6
Add compilation macro for each BL stage
by Soby Mathew
· Wed Jul 16 15:12:21 2014 +0100
6e8c903
Move up to Linaro 14.07 toolchain
by Juan Castillo
· Fri Aug 01 12:58:12 2014 +0100
534ae7f
Merge pull request #179 from jcastillo-arm/jc/tf-issues/219
by danh-arm
· Mon Aug 04 10:34:18 2014 +0100
4e81341
Support asynchronous method for BL3-2 initialization
by Vikram Kanigiri
· Tue Jul 15 16:49:22 2014 +0100
b3dbeb0
Call platform_is_primary_cpu() only from reset handler
by Juan Castillo
· Wed Jul 16 15:53:43 2014 +0100
45c31c4
Merge pull request #172 from soby-mathew/sm/asm_assert
by danh-arm
· Mon Jul 28 14:28:40 2014 +0100
0da9593
Add CPUECTLR_EL1 and Snoop Control register to crash reporting
by Soby Mathew
· Wed Jul 16 09:23:52 2014 +0100
041f62a
Implement an assert() callable from assembly code
by Soby Mathew
· Mon Jul 14 16:58:03 2014 +0100
066f713
Introduce crash console APIs for crash reporting
by Soby Mathew
· Mon Jul 14 16:57:23 2014 +0100
9c60d80
Remove the concept of coherent stacks
by Achin Gupta
· Thu Jun 26 11:12:37 2014 +0100
cfa5e84
Merge pull request #164 from sandrine-bailleux/sb/bl30-support-v2
by danh-arm
· Fri Jul 11 14:16:13 2014 +0100
3c449d7
Merge pull request #163 from sandrine-bailleux/sb/tf-issue-117-v2
by danh-arm
· Fri Jul 11 11:19:27 2014 +0100
f52d25a
Update the documentation about the memory layout on FVP
by Sandrine Bailleux
· Mon Jun 23 17:00:23 2014 +0100
f841ef0
Add support for BL3-0 image
by Sandrine Bailleux
· Tue Jun 24 14:19:36 2014 +0100
e8e04ec
Merge pull request #157 from sandrine-bailleux/sb/tf-issue-109
by danh-arm
· Thu Jul 10 14:45:19 2014 +0100
fb42b12
Refactor fvp gic code to be a generic driver
by Dan Handley
· Fri Jun 20 09:43:15 2014 +0100
467d057
Remove concept of top/bottom image loading
by Sandrine Bailleux
· Tue Jun 24 14:02:34 2014 +0100
56f4470
Correctly dimension the PSCI aff_map_node array
by Andrew Thoelke
· Fri Jun 20 00:36:14 2014 +0100
385f4d4
Make the BL3-1 crash reporting optional
by Andrew Thoelke
· Tue Jun 03 11:50:53 2014 +0100
001f3cf
Merge pull request #122 from 'danh-arm:dh/v0.4-docs'
by Dan Handley
· Tue Jun 03 18:50:13 2014 +0100
b04412c
Document design of the Interrupt Mangement Framework
by Achin Gupta
· Mon Jun 02 22:27:36 2014 +0100
8dc1219
Merge pull request #119 from 'soby-mathew:sm/doc_crash_reporting'
by Dan Handley
· Tue Jun 03 17:41:41 2014 +0100
593dea0
Merge pull request #117 from 'danh-arm:dh/v0.4-user-guide'
by Dan Handley
· Tue Jun 03 17:39:10 2014 +0100
c677812
Merge pull request #121 'vikramkanigiri:vk/doc_for_133'
by Dan Handley
· Tue Jun 03 17:38:11 2014 +0100
c45bf7a
Documentation for BL3-1 hardening and reset vector
by Vikram Kanigiri
· Fri May 23 15:56:12 2014 +0100
ff1c415
Trusted Firmware v0.4 release documentation
by Dan Handley
· Thu May 29 19:07:23 2014 +0100
3761028
User guide updates for v0.4 release
by Dan Handley
· Thu May 29 16:58:44 2014 +0100
b3d30b7
Documentation for the new crash reporting implementation
by Soby Mathew
· Fri May 23 17:05:43 2014 +0100
0b314cc
Fix porting guide references to platform.h
by Dan Handley
· Thu May 29 12:30:24 2014 +0100
335bf58
Merge pull request #101 from sandrine-bailleux:sb/tf-issue-81-v2
by Andrew Thoelke
· Fri May 23 12:14:37 2014 +0100
5e9b3ab
doc: Update information about the memory layout
by Sandrine Bailleux
· Wed May 21 17:08:26 2014 +0100
58484d4
Merge pull request #102 from achingupta:ag/tf-issues#104-v2
by Andrew Thoelke
· Fri May 23 11:00:04 2014 +0100
31f0f8f
Merge pull request #100 from jcastillo-arm:jc/tf-issues/149-v4
by Andrew Thoelke
· Fri May 23 11:00:04 2014 +0100
44a07af
Merge pull request #101 from sandrine-bailleux:sb/tf-issue-81-v2
by Andrew Thoelke
· Fri May 23 11:00:04 2014 +0100
a83a38c
Merge pull request #103 from athoelke:dh/tf-issues#68-v3
by Andrew Thoelke
· Fri May 23 11:00:04 2014 +0100
21a30ab
Allow BL3-2 platform definitions to be optional
by Dan Handley
· Tue Apr 15 11:38:38 2014 +0100
9cf2bb7
Introduce interrupt handling framework in BL3-1
by Achin Gupta
· Fri May 09 11:07:09 2014 +0100
191e86e
Introduce interrupt registration framework in BL3-1
by Achin Gupta
· Fri May 09 10:03:15 2014 +0100
fcf9765
Doc: Add the "Building the Test Secure Payload" section
by Sandrine Bailleux
· Wed May 14 16:45:27 2014 +0100
5ac3cc9
TSP: Let the platform decide which secure memory to use
by Sandrine Bailleux
· Tue May 20 17:22:24 2014 +0100
7055ca4
Reserve some DDR DRAM for secure use on FVP platforms
by Juan Castillo
· Fri May 16 15:33:15 2014 +0100
ab3d352
Merge pull request #85 from hliebel/hl/bl30-doc
by Andrew Thoelke
· Thu May 22 12:28:05 2014 +0100
Next »