Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / ad3d8afe769b12cb2833d9168185ccb33e4cfb50 / plat / intel / soc / agilex5 / include
  1. 5436c68 fix(intel): update nand driver to match GHRD design by Girisha Dengi · Wed Nov 15 13:39:10 2023 +0800
  2. c697fd5 Merge changes I548e3034,I65c7fd1b,I1cdacc0f,If9ac35af into integration by Sandrine Bailleux (on vacation) · Wed Dec 27 11:21:09 2023 +0100
  3. 6e42279 feat(intel): add in QSPI ECC for Linux by Jit Loon Lim · Thu Sep 07 16:44:07 2023 +0800
  4. eede099 fix(intel): add HPS remapper to remap base address for SDM by Sieu Mun Tang · Fri Dec 22 00:26:42 2023 +0800
  5. 94f4418 Merge "feat(intel): restructure watchdog" into integration by Manish Pandey · Tue Nov 28 22:45:38 2023 +0100
  6. e8bffd9 Merge "feat(intel): increase bl2 size limit" into integration by Manish Pandey · Mon Nov 27 16:38:45 2023 +0100
  7. f6186b2 feat(intel): increase bl2 size limit by Jit Loon Lim · Wed Sep 27 11:02:45 2023 +0800
  8. 6be3c34 fix(intel): revert sys counter to 400MHz by Jit Loon Lim · Mon Sep 04 14:44:29 2023 +0800
  9. 6284537 feat(intel): restructure watchdog by Sieu Mun Tang · Fri Jun 09 23:33:36 2023 +0800
  10. 4c249f1 feat(intel): platform enablement for Agilex5 SoC FPGA by Jit Loon Lim · Wed May 17 12:26:11 2023 +0800
  11. dc90a2b feat(intel): power manager for Agilex5 SoC FPGA by Jit Loon Lim · Wed May 17 12:26:11 2023 +0800
  12. 5e76874 feat(intel): system manager support for Agilex5 SoC FPGA by Jit Loon Lim · Wed May 17 12:26:11 2023 +0800
  13. 44d1e06 feat(intel): memory controller support for Agilex5 SoC FPGA by Jit Loon Lim · Wed May 17 12:26:11 2023 +0800
  14. 10c0a36 feat(intel): clock manager support for Agilex5 SoC FPGA by Jit Loon Lim · Wed May 17 12:26:11 2023 +0800
  15. 904b2e2 feat(intel): mmc support for Agilex5 SoC FPGA by Jit Loon Lim · Wed May 17 12:26:11 2023 +0800
  16. 8bb9193 feat(intel): pinmux, peripheral and Handoff support for Agilex5 SoC FPGA by Jit Loon Lim · Wed May 17 12:26:11 2023 +0800