Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
9bc79791b2c1181b424567a1ff8e874d2d894a4c
/
drivers
/
nxp
/
clk
/
s32cc
8486f7f
fix(nxp-clk): function parameter should not be modified
by Ghennadi Procopciuc
· Mon Sep 30 09:39:15 2024 +0300
d89e32f
feat(nxp-clk): enable the DDR clock
by Ghennadi Procopciuc
· Tue Sep 17 11:22:30 2024 +0300
d3cd783
feat(nxp-clk): add objects needed for DDR clock
by Ghennadi Procopciuc
· Tue Sep 17 09:02:24 2024 +0300
74dde09
feat(nxp-clk): setup the DDR PLL
by Ghennadi Procopciuc
· Mon Sep 09 10:24:35 2024 +0300
f7dd84a
feat(nxp-clk): add MC_ME utilities
by Ghennadi Procopciuc
· Mon Sep 16 16:22:55 2024 +0300
62e89b7
feat(nxp-clk): add partition reset utilities
by Ghennadi Procopciuc
· Mon Sep 16 16:20:08 2024 +0300
ada3410
fix(s32g274a): workaround for ERR051700 erratum
by Ghennadi Procopciuc
· Thu Sep 12 09:20:08 2024 +0300
eaf9cb1
feat(nxp-clk): refactor clock enablement
by Ghennadi Procopciuc
· Mon Sep 09 13:00:26 2024 +0300
302831c
feat(nxp-clk): add get_parent callback
by Ghennadi Procopciuc
· Wed Sep 11 09:29:50 2024 +0300
9de0c11
fix(nxp-clk): broken UART clock initalization
by Ghennadi Procopciuc
· Wed Sep 11 14:54:57 2024 +0300
0609bcd
feat(nxp-clk): enable UART clock
by Ghennadi Procopciuc
· Tue Aug 06 13:25:51 2024 +0300
22f9474
feat(nxp-clk): add PERIPH PLL enablement
by Ghennadi Procopciuc
· Tue Aug 06 11:48:11 2024 +0300
b3950cf
feat(nxp-clk): enable the XBAR clock
by Ghennadi Procopciuc
· Mon Aug 05 16:51:03 2024 +0300
6494966
feat(nxp-clk): add dependencies for the XBAR clock
by Ghennadi Procopciuc
· Mon Aug 05 16:49:51 2024 +0300
90c9000
feat(nxp-clk): add CGM0 instance
by Ghennadi Procopciuc
· Mon Aug 05 16:50:52 2024 +0300
f21d3ae
feat(nxp-clk): add DFS module enablement
by Ghennadi Procopciuc
· Mon Aug 05 16:48:49 2024 +0300
97a3090
refactor(nxp-clk): organize early clocks in groups
by Ghennadi Procopciuc
· Tue Jul 23 12:14:02 2024 +0300
a080f78
feat(nxp-clk): enable the A53 clock
by Ghennadi Procopciuc
· Wed Jun 12 14:44:47 2024 +0300
9efc750
feat(nxp-clk): add ARM PLL ODIV enablement
by Ghennadi Procopciuc
· Wed Jun 12 14:30:30 2024 +0300
b390c4d
feat(nxp-clk): add ARM PLL enablement
by Ghennadi Procopciuc
· Wed Jun 12 14:21:39 2024 +0300
a6a39e8
feat(nxp-clk): set rate for clock muxes
by Ghennadi Procopciuc
· Wed Jun 12 13:05:05 2024 +0300
e6946b6
feat(nxp-clk): set rate for clock fixed divider
by Ghennadi Procopciuc
· Wed Jun 12 12:29:54 2024 +0300
2be71a3
feat(nxp-clk): add A53 clock objects
by Ghennadi Procopciuc
· Wed Jun 12 12:06:36 2024 +0300
907f654
feat(nxp-clk): set rate for PLL divider objects
by Ghennadi Procopciuc
· Wed Jun 12 12:00:15 2024 +0300
e18cf33
feat(nxp-clk): set rate for PLL objects
by Ghennadi Procopciuc
· Wed Jun 12 11:55:32 2024 +0300
4e4786d
feat(nxp-clk): set parent for ARM PLL and MC_CGM muxes
by Ghennadi Procopciuc
· Wed Jun 12 11:17:37 2024 +0300
8384d18
feat(nxp-clk): add MC_CGM clock objects
by Ghennadi Procopciuc
· Wed Jun 12 10:53:06 2024 +0300
aa45fa9
feat(nxp-clk): add set_parent callback
by Ghennadi Procopciuc
· Wed Jun 12 10:02:07 2024 +0300
7277b97
feat(nxp-clk): add clock objects for ARM PLL
by Ghennadi Procopciuc
· Wed Jun 12 09:53:18 2024 +0300
9dee8e4
feat(nxp-clk): add FXOSC clock enablement
by Ghennadi Procopciuc
· Wed Jun 12 09:25:17 2024 +0300
f648e5d
feat(s32g274a): enable BL2 early clocks
by Ghennadi Procopciuc
· Wed Jun 12 09:07:16 2024 +0300
0d52577
feat(nxp-clk): implement set_rate for oscillators
by Ghennadi Procopciuc
· Wed Jun 12 08:09:19 2024 +0300
ecc98d2
feat(nxp-clk): add oscillator clock objects
by Ghennadi Procopciuc
· Wed Jun 12 07:38:52 2024 +0300
48cb761
feat(nxp-clk): add minimal set of S32CC clock ids
by Ghennadi Procopciuc
· Tue Jun 11 18:52:17 2024 +0300
fc26eb0
feat(nxp-drivers): add clock skeleton for s32cc
by Ghennadi Procopciuc
· Tue Jun 11 18:39:58 2024 +0300