Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 8b6ed59358bdb1c1d461d241451df8c90934296e / drivers
  1. 8b6ed59 feat(st-gpio): do not apply secure config in BL2 by Yann Gautier · Tue Aug 11 14:21:41 2020 +0200
  2. fc51b23 feat(st-gpio): allow to set a gpio in output mode by Fabien Dessenne · Tue Sep 21 14:18:34 2021 +0200
  3. 83969cf refactor(st-gpio): code improvements by Fabien Dessenne · Tue Sep 21 11:05:06 2021 +0200
  4. 26dcdc8 Merge changes from topic "st-nvmem" into integration by Madhukar Pappireddy · Tue Feb 01 00:18:48 2022 +0100
  5. 2270ce5 Merge "fix(scmi): add missing \n in ERROR message" into integration by Madhukar Pappireddy · Mon Jan 31 15:02:38 2022 +0100
  6. 97287cd refactor(st-drivers): improve BSEC driver by Nicolas Le Bayon · Mon May 20 18:35:02 2019 +0200
  7. c30b6d0 feat(st-regulator): add support for regulator-always-on by Pascal Paillet · Fri Jan 28 13:40:36 2022 +0100
  8. 3764e03 fix(scmi): add missing \n in ERROR message by Yann Gautier · Thu Jan 27 15:47:11 2022 +0100
  9. 73f5267 Merge "fix(nxp-drivers): ddr: corrects mapping of HNFs nodes" into integration by Manish Pandey · Thu Jan 27 23:05:51 2022 +0100
  10. deef969 refactor(st-clock): update STGEN management by Lionel Debieve · Wed Dec 04 21:50:19 2019 +0100
  11. 5672967 feat(st-clock): assign clocks to the correct BL by Yann Gautier · Fri Jan 17 11:59:28 2020 +0100
  12. af1e8f4 feat(st-clock): do not refcount on non-secure clocks in bl32 by Yann Gautier · Wed Oct 27 18:21:11 2021 +0200
  13. b2edbc3 feat(st-clock): define secure and non-secure gate clocks by Yann Gautier · Wed Oct 27 18:16:59 2021 +0200
  14. ad730b5 refactor(st-clock): use refcnt instead of secure status by Yann Gautier · Wed Jan 19 13:57:49 2022 +0100
  15. d8853d3 feat(fwu): simplify the assert to check for fwu init by Sughosh Ganu · Wed Dec 01 11:52:53 2021 +0530
  16. a79559f feat(fwu): add a function to pass metadata structure to platforms by Sughosh Ganu · Wed Dec 01 11:50:22 2021 +0530
  17. 47b642e feat(partition): add a function to identify a partition by GUID by Sughosh Ganu · Wed Nov 10 13:00:30 2021 +0530
  18. 51884ac feat(partition): copy the partition GUID into the partition structure by Sughosh Ganu · Fri Jul 02 16:33:46 2021 +0530
  19. 374af14 Merge "fix(st-ddr): add missing debug.h" into integration by Madhukar Pappireddy · Thu Jan 27 02:01:32 2022 +0100
  20. 6be8035 fix(nxp-drivers): ddr: corrects mapping of HNFs nodes by Maninder Singh · Thu Dec 30 00:09:32 2021 -0700
  21. 9e2a7ad Merge changes from topic "decouple-tb-mb" into integration by Sandrine Bailleux · Tue Jan 25 08:10:58 2022 +0100
  22. 05cd425 Merge changes from topic "new_ls1043a" into integration by Manish Pandey · Thu Jan 20 17:29:00 2022 +0100
  23. 541c914 feat(nxp/driver/tzc380): add tzc380 platform driver support by Jiafei Pan · Thu Oct 21 16:42:34 2021 +0800
  24. f0b86b1 feat(nxp/driver/ifc_nand): add IFC NAND flash driver by Jiafei Pan · Thu Oct 21 16:14:18 2021 +0800
  25. ee38ff4 feat(nxp/driver/ifc_nor): add IFC nor flash driver by Jiafei Pan · Thu Oct 21 16:09:57 2021 +0800
  26. dcdc2fd fix(st-ddr): add missing debug.h by Yann Gautier · Wed Jan 19 14:15:48 2022 +0100
  27. c934381 fix(st-clock): correct types in error messages by Yann Gautier · Tue Sep 07 09:05:44 2021 +0200
  28. 5177ea2 refactor(st-clock): directly use oscillator name by Gabriel Fernandez · Fri May 15 08:00:03 2020 +0200
  29. d78bd85 feat(st-clock): check HSE configuration in serial boot by Lionel Debieve · Tue Jul 02 18:03:34 2019 +0200
  30. 48519b3 feat(st-clock): manage disabled oscillator by Patrick Delaunay · Mon Jul 01 08:59:24 2019 +0200
  31. dab197a refactor(st-clock): improve DT parsing for PLL nodes by Nicolas Le Bayon · Wed Nov 13 11:46:31 2019 +0100
  32. 92de80a refactor(measured-boot): avoid Measured-Boot dependency on Trusted-Boot by Manish V Badarkhe · Thu Dec 16 10:41:47 2021 +0000
  33. e6bd7e2 Merge changes from topic "st_ddr_updates" into integration by Manish Pandey · Fri Jan 07 17:24:54 2022 +0100
  34. 477fef8 Merge changes I19f713de,Ib5bda93d,Id5dafc04,Id20e65e2 into integration by Manish Pandey · Wed Jan 05 17:28:13 2022 +0100
  35. 651f3cc Merge "fix(ufs): delete call to inv_dcache_range for utrd" into integration by Manish Pandey · Wed Jan 05 12:08:14 2022 +0100
  36. 620ce33 refactor(st-ddr): move basic tests in a dedicated file by Nicolas Le Bayon · Tue Mar 02 11:19:36 2021 +0100
  37. 8ce825f refactor(st-ddr): reorganize generic and specific elements by Nicolas Le Bayon · Tue May 18 10:01:30 2021 +0200
  38. 6d8c244 feat(stm32mp1): allow configuration of DDR AXI ports number by Yann Gautier · Thu Sep 17 12:42:46 2020 +0200
  39. 39d85f4 refactor(st-ddr): update parameter array initialization by Yann Gautier · Mon Feb 25 13:44:27 2019 +0100
  40. e22424a feat(st-ddr): add read valid training support by Nicolas Le Bayon · Fri Sep 10 12:03:38 2021 +0200
  41. a0f6ff7 refactor(stm32mp1): remove the support of calibration result by Patrick Delaunay · Fri Apr 30 17:31:52 2021 +0200
  42. 634591d fix(st-ddr): correct DDR warnings by Yann Gautier · Tue Sep 07 09:07:35 2021 +0200
  43. 68899ce fix(st-sdmmc2): check regulator enable/disable return by Yann Gautier · Tue Jan 04 15:25:04 2022 +0100
  44. ef7ca7d Merge "feat(allwinner): allow to skip PMIC regulator setup" into integration by André Przywara · Sat Jan 01 02:16:14 2022 +0100
  45. b7e9308 fix(ufs): delete call to inv_dcache_range for utrd by Wing Li · Thu Dec 23 11:32:08 2021 -0800
  46. 71b5a1d feat(allwinner): allow to skip PMIC regulator setup by Andre Przywara · Mon Nov 01 00:17:37 2021 +0000
  47. 5aa329b Merge changes from topic "st_regulator" into integration by Madhukar Pappireddy · Fri Dec 24 00:13:50 2021 +0100
  48. c14205d feat(st-sdmmc2): manage cards power cycle by Yann Gautier · Fri May 10 16:01:34 2019 +0200
  49. 8b330ce feat(st-drivers): introduce fixed regulator driver by Pascal Paillet · Wed Jan 20 17:09:10 2021 +0100
  50. 5e36dbb refactor(st-pmic): use regulator framework for DDR init by Pascal Paillet · Tue Dec 15 19:05:09 2020 +0100
  51. e6f1032 feat(st-pmic): register the PMIC to regulator framework by Yann Gautier · Mon Sep 27 14:31:40 2021 +0200
  52. 0b10b65 refactor(st-pmic): split initialize_pmic() by Nicolas Le Bayon · Mon Nov 18 13:13:36 2019 +0100
  53. 79503b8 feat(regulator): add a regulator framework by Pascal Paillet · Tue Dec 15 18:26:39 2020 +0100
  54. c18c454 feat(stpmic1): add new services by Pascal Paillet · Tue Dec 15 18:28:34 2020 +0100
  55. f76731f feat(stpmic1): add USB OTG regulators by Etienne Carriere · Fri Jan 10 08:31:13 2020 +0100
  56. 342865a refactor(st-pmic): improve driver usage by Nicolas Le Bayon · Fri Nov 15 15:56:06 2019 +0100
  57. f5188ee refactor(stpmic1): set stpmic1_is_regulator_enabled() as boolean by Nicolas Le Bayon · Thu Sep 19 11:24:50 2019 +0200
  58. a205a5c feat(st): use newly introduced clock framework by Yann Gautier · Mon Aug 30 15:06:54 2021 +0200
  59. 8aac307 feat(clk): add a minimal clock framework by Gabriel Fernandez · Tue Oct 13 09:36:25 2020 +0200
  60. 2b79c37 feat(stm32_gpio): add a function to reset a pin by Yann Gautier · Fri Jun 11 10:54:56 2021 +0200
  61. 0e2c001 Merge "fix(scmi): make msg_header variable volatile" into integration by Madhukar Pappireddy · Mon Dec 13 20:12:02 2021 +0100
  62. 5919747 feat(plat/rcar3): modify type for Internal function argument by Takuya Sakata · Tue Nov 02 20:30:39 2021 +0900
  63. 0034f60 feat(plat/rcar3): modify sequence for update value for WUPMSKCA57/53 by Takuya Sakata · Tue Nov 02 20:30:02 2021 +0900
  64. 0e47845 fix(plat/rcar3): fix to bit operation for WUPMSKCA57/53 by Takuya Sakata · Tue Nov 02 20:25:53 2021 +0900
  65. 683122e Merge changes from topic "a3700-comphy-fixes-1" into integration by Madhukar Pappireddy · Fri Dec 10 16:06:16 2021 +0100
  66. 4959cc2 Merge "feat(stm32mp1): preserve the PLL4 settings for USB boot" into integration by Manish Pandey · Fri Dec 10 14:19:15 2021 +0100
  67. 1132db8 refactor(drivers/marvell/comphy-3700): rename Clock Source Low value constants by Marek Behún · Wed Dec 08 01:33:38 2021 +0100
  68. b531ca7 refactor(drivers/marvell/comphy-3700): rename Clock Source Low register constants by Marek Behún · Wed Dec 08 01:29:50 2021 +0100
  69. e58e733 refactor(drivers/marvell/comphy-3700): rename Reset and Clock Control register constants by Marek Behún · Wed Dec 08 01:27:38 2021 +0100
  70. d6d3247 refactor(drivers/marvell/comphy-3700): rename Lane Status 1 register constants by Marek Behún · Wed Dec 08 01:24:36 2021 +0100
  71. d0da334 refactor(drivers/marvell/comphy-3700): rename Miscellaneous Control register constants by Marek Behún · Wed Dec 08 01:20:50 2021 +0100
  72. 6355cdb refactor(drivers/marvell/comphy-3700): rename Idle Sync Enable register constants by Marek Behún · Wed Dec 08 00:15:29 2021 +0100
  73. 5a90dc3 refactor(drivers/marvell/comphy-3700): unify Generation Settings register values by Marek Behún · Wed Dec 08 01:12:00 2021 +0100
  74. ff8afbe refactor(drivers/marvell/comphy-3700): unify Generation Settings register names by Marek Behún · Wed Dec 08 00:52:28 2021 +0100
  75. 781babd4 refactor(drivers/marvell/comphy-3700): drop _ADDR suffixes by Marek Behún · Wed Dec 08 00:46:00 2021 +0100
  76. 0284c8a refactor(drivers/marvell/comphy-3700): drop _REG prefixes and suffixes by Marek Behún · Wed Dec 08 00:37:34 2021 +0100
  77. 4457e65b refactor(drivers/marvell/comphy-3700): move and add comment for COMPHY_RESERVED_REG by Marek Behún · Thu Dec 02 20:04:57 2021 +0100
  78. 88315c5 refactor(drivers/marvell/comphy-3700): move Miscellaneous Control 0 register definition by Marek Behún · Thu Dec 02 20:29:30 2021 +0100
  79. 9a0e4d9 refactor(drivers/marvell/comphy-3700): rename PHY_GEN_USB3_5G to PHY_GEN_MAX_USB3_5G by Marek Behún · Wed Dec 01 13:45:42 2021 +0100
  80. fc38732 refactor(drivers/marvell/comphy-3700): rename Digital Loopback Enable register constant by Marek Behún · Tue Dec 07 23:59:30 2021 +0100
  81. c8b27ce fix(drivers/marvell/comphy): change reg_set() / reg_set16() to update semantics by Marek Behún · Wed Dec 01 18:11:44 2021 +0100
  82. 96ea8fe fix(drivers/marvell/comphy-3700): use reg_set() according to update semantics by Marek Behún · Wed Dec 01 18:03:09 2021 +0100
  83. bca8b6c fix(drivers/marvell/comphy-3700): fix comments about selector register values by Marek Behún · Thu Dec 02 19:23:09 2021 +0100
  84. 593edd5 fix(drivers/marvell/comphy-3700): fix comment about COMPHY status register by Marek Behún · Thu Dec 02 19:14:37 2021 +0100
  85. da9b3d5 fix(drivers/marvell/comphy-3700): fix reference clock selection value names by Marek Behún · Wed Dec 01 13:23:11 2021 +0100
  86. 126f457 fix(drivers/marvell/comphy-3700): drop MODE_REFDIV constant by Marek Behún · Wed Dec 01 17:36:46 2021 +0100
  87. d2a1c03 fix(drivers/marvell/comphy-3700): fix SerDes frequency register value name by Marek Behún · Wed Dec 01 14:01:13 2021 +0100
  88. 71d145e fix(drivers/marvell/comphy-3700): fix Generation Setting registers names by Marek Behún · Wed Dec 01 12:39:10 2021 +0100
  89. c823712 fix(drivers/marvell/comphy-3700): fix PIN_PU_IVREF register name by Marek Behún · Tue Dec 07 23:26:17 2021 +0100
  90. 526a637 fix(scmi): make msg_header variable volatile by sah01 · Wed Dec 08 06:29:59 2021 +0000
  91. e112a5a refactor(measured-boot): add generic macros for using Crypto library by Manish V Badarkhe · Wed Oct 06 23:41:50 2021 +0100
  92. 166f598 Merge "refactor(measured boot): rename a macro INVALID_ID to EVLOG_INVALID_ID" into integration by Sandrine Bailleux · Wed Dec 08 08:16:53 2021 +0100
  93. 7f5912d Merge "fix(gicv3): fix iroute value wrong issue" into integration by Madhukar Pappireddy · Mon Dec 06 20:30:31 2021 +0100
  94. ddb0b94 fix(gicv3): fix iroute value wrong issue by Ming Huang · Wed Oct 27 11:41:04 2021 +0800
  95. dc08ebe feat(drivers/st/uart): add uart driver for STM32MP1 by Nicolas Le Bayon · Wed Sep 11 11:46:40 2019 +0200
  96. 64e1b2c feat(stm32mp1): preserve the PLL4 settings for USB boot by Patrick Delaunay · Fri Sep 04 17:39:12 2020 +0200
  97. 82602c9 fix(plat/marvell/a3720/uart): do external reset during initialization by Pali Rohár · Mon Nov 15 12:24:56 2021 +0100
  98. f658b89 fix(plat/marvell/a3720/uart): configure UART after TX FIFO reset by Pali Rohár · Mon Nov 15 10:53:21 2021 +0100
  99. 622d5da feat(plat/marvell/a3720/uart): preserve x1/x2 regs in console_a3700_core_init() by Pali Rohár · Mon Nov 15 10:51:28 2021 +0100
  100. 67009c3 refactor(measured boot): rename a macro INVALID_ID to EVLOG_INVALID_ID by Manish V Badarkhe · Sun Oct 31 14:47:49 2021 +0000