Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 4e6408c903106e7af4295a13e5852a31a998dabe / include / lib / cpus / aarch64
  1. e0f9063 Sanitise includes across codebase by Antonio Nino Diaz · 6 years ago
  2. 5eb8837 Standardise header guards across codebase by Antonio Nino Diaz · 6 years ago
  3. 9fe40fd Fix MISRA defects in workaround and errata framework by Antonio Nino Diaz · 6 years ago
  4. 033b4bb Fix MISRA defects in extension libs by Antonio Nino Diaz · 6 years ago
  5. 0980dce Make errata reporting mandatory for CPU files by Soby Mathew · 6 years ago
  6. b561536 plat/arm: relocate the jump_if_cpu_midr macro. by Deepak Pandey · 6 years ago
  7. dc9fab1 Remove all other deprecated interfaces and files by Antonio Nino Diaz · 6 years ago
  8. cd38e6e cpus: denver: Implement static workaround for CVE-2018-3639 by Varun Wadekar · 6 years ago
  9. 2b91412 cpus: denver: reset power state to 'C1' on boot by Varun Wadekar · 6 years ago
  10. 4daa1de DSU erratum 936184 workaround by John Tsichritzis · 6 years ago
  11. f7f6041 Merge pull request #1450 from MISL-EBU-System-SW/marvell-support-v6 by danh-arm · 6 years ago
  12. 9eb5cf4 lib: cpu: Add L2 cache aux control register definition to CA72 by Konstantin Porotchkin · 6 years ago
  13. a7c4687 Add initial CPU support for Cortex-Helios by Joel Hutton · 7 years ago
  14. 9463cae Add initial CPU support for Cortex-Deimos by Joel Hutton · 7 years ago
  15. 26b8589 Remove integrity check in declare_cpu_ops_base by Roberto Vargas · 7 years ago
  16. 67762d9 Remove .struct directive by Roberto Vargas · 7 years ago
  17. 312e17e Implement dynamic mitigation for CVE-2018-3639 on Cortex-A76 by Dimitris Papastamos · 6 years ago
  18. 7ca21db Implement Cortex-Ares 1043202 erratum workaround by Dimitris Papastamos · 7 years ago
  19. 89736dd Add AMU support for Cortex-Ares by Dimitris Papastamos · 7 years ago
  20. ea84d6b Add support for Cortex-Ares and Cortex-A76 CPUs by Isla Mitchell · 7 years ago
  21. ba51d9e Add support for dynamic mitigation for CVE-2018-3639 by Dimitris Papastamos · 6 years ago
  22. e6625ec Implement static workaround for CVE-2018-3639 by Dimitris Papastamos · 7 years ago
  23. efb1f33 Check presence of fix for errata 843419 in Cortex-A53 by Jonathan Wright · 7 years ago
  24. 914757c Fixup `SMCCC_ARCH_FEATURES` semantics by Dimitris Papastamos · 7 years ago
  25. 780cc95 Use PFR0 to identify need for mitigation of CVE-2017-5715 by Dimitris Papastamos · 7 years ago
  26. 864364a MISRA fixes for Cortex A75 AMU implementation by Dimitris Papastamos · 7 years ago
  27. 1be747f Refactor AMU support for Cortex A75 by Dimitris Papastamos · 7 years ago
  28. 0b00f8a Factor out CPU AMU helpers by Dimitris Papastamos · 7 years ago
  29. b5d1f8e Merge pull request #1200 from robertovargas-arm/bl2-el3 by davidcunado-arm · 7 years ago
  30. e0e9946 bl2-el3: Add BL2_EL3 image by Roberto Vargas · 7 years ago
  31. d7e2e9e Add hooks to save/restore AMU context for Cortex A75 by Dimitris Papastamos · 7 years ago
  32. fcedb69 Implement support for the Activity Monitor Unit on Cortex A75 by Dimitris Papastamos · 7 years ago
  33. c3b4ca1 Cortex-A72: Implement workaround for erratum 859971 by Eleanor Bonnici · 7 years ago
  34. 0c9bd27 Cortex-A57: Implement workaround for erratum 859972 by Eleanor Bonnici · 7 years ago
  35. 41b61be CPU: Correct names of implementation-defined aux regs by Eleanor Bonnici · 7 years ago
  36. b83e42b CPU: Make shifted constants unsigned by Eleanor Bonnici · 7 years ago
  37. c6a11f6 include: add U()/ULL() macros for constants by Varun Wadekar · 7 years ago
  38. 1384a16 Unique names for defines in the CPU libraries by Varun Wadekar · 7 years ago
  39. 805c2c7 Add support for Cortex-A75 and Cortex-A55 CPUs by David Wang · 8 years ago
  40. 9326b90 Cortex-A53: add some bit definitions by Haojian Zhuang · 7 years ago
  41. fa3cf0b Use SPDX license identifiers by dp-arm · 8 years ago
  42. 00eefd9 Add workaround for ARM Cortex-A53 erratum 855873 by Andre Przywara · 8 years ago
  43. 69ce101 Tegra: enable ECC/Parity protection for Cortex-A57 CPUs by Varun Wadekar · 8 years ago
  44. d43583c cpus: denver: disable DCO operations from platform code by Varun Wadekar · 9 years ago
  45. 3c337a6 cpus: Add support for all Denver variants by Varun Wadekar · 9 years ago
  46. d5ec367 Report errata workaround status to console by Jeenu Viswambharan · 8 years ago
  47. 441bfdd Use #ifdef for IMAGE_BL* instead of #if by Masahiro Yamada · 8 years ago
  48. ee5eb80 Add provision to extend CPU operations at more levels by Jeenu Viswambharan · 8 years ago
  49. 6a72a91 bl31: Add error reporting registers by Naga Sureshkumar Relli · 8 years ago
  50. 63af687 Add support for ARM Cortex-A73 MPCore Processor by Yatharth Kochar · 9 years ago
  51. 143ef1a Add support for Cortex-A57 erratum 833471 workaround by Sandrine Bailleux · 9 years ago
  52. adcbd55 Add support for Cortex-A57 erratum 826977 workaround by Sandrine Bailleux · 9 years ago
  53. 48cbe85 Add support for Cortex-A57 erratum 829520 workaround by Sandrine Bailleux · 9 years ago
  54. c11116f Add support for Cortex-A57 erratum 828024 workaround by Sandrine Bailleux · 9 years ago
  55. a7e0c53 Add support for Cortex-A57 erratum 826974 workaround by Sandrine Bailleux · 9 years ago
  56. d481759 Disable non-temporal hint on Cortex-A53/57 by Sandrine Bailleux · 9 years ago
  57. 432aa77 Add support for ARM Cortex-A35 processor by Sandrine Bailleux · 9 years ago
  58. 7d19941 Remove dashes from image names: 'BL3-x' --> 'BL3x' by Juan Castillo · 9 years ago
  59. 29a7a03 Juno R2: Configure the correct L2 RAM latency values by Sandrine Bailleux · 9 years ago
  60. 3ce4e88 Add macros for retention control in Cortex-A53/A57 by Varun Wadekar · 9 years ago
  61. 4fceaca cortex_a53: Add A53 errata #826319, #836870 by developer · 9 years ago
  62. 28463b9 Add "Project Denver" CPU support by Varun Wadekar · 9 years ago
  63. ea59668 Add header guards to asm macro files by Dan Handley · 10 years ago
  64. c47e011 Add support for ARM Cortex-A72 processor by Vikram Kanigiri · 10 years ago
  65. 36433d1 Call reset handlers upon BL3-1 entry. by Yatharth Kochar · 10 years ago
  66. 798140d Juno: Implement initial platform port by Sandrine Bailleux · 10 years ago
  67. 802f865 Add support for selected Cortex-A57 errata workarounds by Soby Mathew · 10 years ago
  68. 38b4bc9 Add CPU specific crash reporting handlers by Soby Mathew · 10 years ago
  69. 8e2f287 Add CPU specific power management operations by Soby Mathew · 10 years ago