Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
39f9eeef9b606a44cf334e0d22bf59b1a149b1c4
/
plat
/
intel
/
soc
/
stratix10
/
include
786db4d
intel: Change boot source selection
by Hadi Asyrafi
· Mon Dec 30 16:00:30 2019 +0800
8ebd237
intel: System Manager refactoring
by Hadi Asyrafi
· Mon Dec 23 17:58:04 2019 +0800
67cb0ea
intel: Refactor reset manager driver
by Hadi Asyrafi
· Mon Dec 23 13:25:33 2019 +0800
e73c511
intel: Enable bridge access in Intel platform
by Hadi Asyrafi
· Mon Oct 21 16:35:08 2019 +0800
3afb87a
intel: Modify non secure access function
by Hadi Asyrafi
· Mon Oct 21 16:27:29 2019 +0800
1fab9c3
Remove redundant declarations.
by Madhukar Pappireddy
· Thu Jan 02 16:32:41 2020 -0600
6f8a2b2
intel: Refactor common platform code [3/5]
by Hadi Asyrafi
· Wed Oct 23 18:34:14 2019 +0800
f0fa807
intel: Refactor common platform code [2/5]
by Hadi Asyrafi
· Wed Oct 23 17:02:55 2019 +0800
9f5dfc9
intel: Refactor common platform code [1/5]
by Hadi Asyrafi
· Wed Oct 23 16:26:53 2019 +0800
78fee35
intel: stratix10: Fix reliance on hard coded clock information
by Hadi Asyrafi
· Tue Jul 30 22:18:17 2019 +0800
309ac01
intel: Platform common code refactor
by Hadi Asyrafi
· Thu Aug 01 14:48:39 2019 +0800
c81e4f1
Merge changes from topic "jc/shift-overflow" into integration
by Soby Mathew
· Tue Jul 16 10:11:27 2019 +0000
8e5662d
Update intel platform to not rely on undefined overflow behaviour
by Justin Chadwell
· Wed Jul 03 14:12:25 2019 +0100
2b9a741
plat/intel: Fix SMPLSEL for MMC
by Tien Hock, Loh
· Tue Jul 09 13:17:04 2019 +0800
c0d4d93
intel: Enable watchdog timer on Intel S10 platform
by Muhammad Hadi Asyrafi Abdul Halim
· Tue Mar 19 17:59:06 2019 +0800
ab34f74
plat: intel: Add BL31 support to Intel Stratix10 SoCFPGA platform
by Tien Hock, Loh
· Tue Feb 26 09:25:14 2019 +0800
3d1063e
plat: intel: Fix faulty DDR calibration value
by Loh Tien Hock
· Wed Feb 13 14:39:31 2019 +0800
59400a4
plat: intel: Add BL2 support for Stratix 10 SoC
by Loh Tien Hock
· Mon Feb 04 16:17:24 2019 +0800