Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
0247876c45f9f7ac7af9d9500b1facc9f10d7fa0
/
plat
/
xilinx
ad1ffff
plat: xilinx: versal: Remove code duplication
by Rajan Vaja
· Wed Jan 20 00:53:45 2021 -0800
cc12795
zynqmp: pm: Add support for PS and system reset on WDT restart
by Will Wong
· Sun Nov 22 23:45:21 2020 -0800
720fd9d
zynqmp: pm: Update PM version and support PM version check
by Rajan Vaja
· Fri Oct 05 04:42:57 2018 -0700
5f115db
plat: xilinx: Fix non-MISRA compliant code
by Venkatesh Yadav Abbarapu
· Sun Jan 10 20:40:16 2021 -0700
1446948
Merge changes from topic "xilinx-sd-tap-delay" into integration
by Manish Pandey
· Wed Jan 06 12:23:10 2021 +0000
7ace4af
xilinx: zynqmp: Add support for Error Management
by Venkatesh Yadav Abbarapu
· Mon Nov 23 04:26:54 2020 -0800
deb1a36
zynqmp:pm: Adds new zynqmp-pm api SMC call for efuse
by VNSL Durga
· Mon Nov 23 04:46:04 2020 -0800
6ebe483
zynqmp : pm : Adds new zynqmp-pm api SMC call for register access
by Kalyani Akula
· Sun Nov 22 22:42:10 2020 -0800
4dadd9c
zynqmp: pm: Reimplement pinctrl get/set config parameter EEMI API calls
by Mirela Simonovic
· Sun Nov 22 23:31:14 2020 -0800
0304fa5
zynqmp: pm: Reimplement pinctrl set/get function EEMI API
by Mirela Simonovic
· Thu Sep 13 12:49:46 2018 +0200
edefb04
zynqmp: pm: Implement pinctrl request/release EEMI API
by Mirela Simonovic
· Thu Sep 13 12:49:45 2018 +0200
cd82568
zynqmp: pm: Update return type in query functions
by Rajan Vaja
· Mon Nov 23 21:33:39 2020 -0800
15da582
plat: zynqmp: Disable ITAPDLYENA bit for zero ITAP delay
by Sai Krishna Potthuri
· Fri Oct 30 00:09:43 2020 -0600
ad48c50
plat: zynqmp: Check for DLL status before doing reset
by Sai Krishna Potthuri
· Tue Oct 20 07:00:06 2020 -0600
3bc1bea
xilinx: versal: fix static failure
by Manish Pandey
· Thu Dec 10 10:48:22 2020 +0000
878e1ef
Merge changes from topic "versal-bug-fixes-and-new-apis" into integration
by Manish Pandey
· Wed Dec 09 22:44:44 2020 +0000
fe815e4
zynqmp: pm: Update flags in common clk divisor node
by Ravi Patel
· Tue Sep 18 02:14:12 2018 -0700
c23f292
zynqmp: pm_api_clock: Copy only the valid bytes
by Siva Durga Prasad Paladugu
· Sun Nov 22 22:10:12 2020 -0800
4201555
plat: xilinx: versal: Add support of register notifier
by Tejas Patel
· Wed Nov 25 01:56:57 2020 -0800
84275bf
plat: xilinx: versal: Add support to get clock rate value
by Tejas Patel
· Tue Sep 01 04:43:53 2020 -0700
5c154e1
plat: xilinx: versal: Add support of set max latency for the device
by Tejas Patel
· Wed Nov 25 01:53:12 2020 -0800
476b5b1
plat: versal: Add InitFinalize API call
by Ravi Patel
· Mon Aug 12 03:10:10 2019 -0700
030620d
xilinx: versal: Updated Response of QueryData API call
by Rajan Vaja
· Mon Nov 23 04:13:54 2020 -0800
ef75de0
plat:xilinx:versal: Use defaults when PDI is without sw partitions
by Venkatesh Yadav Abbarapu
· Mon Nov 23 03:29:51 2020 -0800
6512371
plat: xilinx: Mask unnecessary bytes of return error code
by Ravi Patel
· Mon Nov 23 04:19:08 2020 -0800
eafc878
xilinx: versal: Skip store/restore of GIC during CPU idle
by Ravi Patel
· Fri Jun 21 05:00:49 2019 -0700
95ecd45
plat: versal: Update API list in feature check
by Venkatesh Yadav Abbarapu
· Tue Dec 10 22:16:36 2019 -0500
023899d
xilinx: versal: Do not pass ACPU0 always in set_wakeup_source()
by Ravi Patel
· Tue Jul 30 04:10:07 2019 -0700
621c1b2
plat: xilinx: zynqmp: Enable log messages for debug
by Venkatesh Yadav Abbarapu
· Fri Jan 10 03:01:35 2020 -0700
6552a55
plat: zynqmp: Change macro name of PM_BOOT_HEALTH_STATUS_REG
by Tejas Patel
· Sun Nov 22 23:37:55 2020 -0800
1ad5f66
plat: xilinx: zynqmp: Include GICv2 makefile
by Venkatesh Yadav Abbarapu
· Thu Dec 03 20:27:18 2020 -0700
8ca9553
Merge "plat: xilinx: Use fno-jump-tables flag in CPPFLAGS" into integration
by Madhukar Pappireddy
· Thu Dec 03 16:58:59 2020 +0000
2dfbba4
plat: xilinx: Use fno-jump-tables flag in CPPFLAGS
by Venkatesh Yadav Abbarapu
· Mon Jul 13 21:18:01 2020 -0600
8e05901
zynqmp: pm: update error codes to match Linux and PMU Firmware
by Davorin Mista
· Fri Aug 24 17:09:06 2018 +0200
64514a7
zynqmp: pm: Filter errors related to clock gate permissions
by Mirela Simonovic
· Fri Aug 24 17:09:07 2018 +0200
39f9eee
Don't return error information from console_flush
by Jimmy Brisson
· Wed Aug 05 13:44:05 2020 -0500
4ecb0af
Merge "Create separate header for ARM specific SMCCC defines" into integration
by Olivier Deprez
· Tue Mar 31 14:16:40 2020 +0000
5586151
Create separate header for ARM specific SMCCC defines
by Manish V Badarkhe
· Fri Mar 27 13:25:51 2020 +0000
84f1b5d
TF-A GICv3 driver: Introduce makefile
by Alexei Fedorov
· Mon Mar 23 18:45:17 2020 +0000
2f13d6c
TF-A GICv3 driver: Separate GICD and GICR accessor functions
by Alexei Fedorov
· Fri Feb 21 10:17:26 2020 +0000
8ccc4a4
cdns: Use generic console_t data structure
by Andre Przywara
· Sat Jan 25 00:58:35 2020 +0000
2b1b1a5
pl011: Use generic console_t data structure
by Andre Przywara
· Sat Jan 25 00:58:35 2020 +0000
5b433b6
xilinx: versal: Pass result count to pm_get_callbackdata()
by Tejas Patel
· Wed Jan 29 22:09:55 2020 -0800
f4c3a25
plat: xilinx: zynqmp: Use ARRAY_SIZE wherever possible
by Tejas Patel
· Wed Jan 29 22:06:12 2020 -0800
658acfd
Merge "xilinx: Unify Platform specific defines for PSCI module" into integration
by Mark Dykes
· Fri Jan 24 17:03:17 2020 +0000
b16bada
xilinx: Unify Platform specific defines for PSCI module
by Deepika Bhavnani
· Fri Dec 13 10:53:56 2019 -0600
fa42596
Merge "Xilinx zynqmp: add missing pin control group for ethernet 0." into integration
by Manish Pandey
· Fri Jan 24 10:02:07 2020 +0000
9156ffd
xilinx: versal: PLM to ATF handover
by Venkatesh Yadav Abbarapu
· Wed Jan 22 21:23:20 2020 -0700
1463dd5
xilinx: common: Move ATF handover to common file
by Venkatesh Yadav Abbarapu
· Tue Jan 07 03:25:16 2020 -0700
6f98002
Xilinx zynqmp: add missing pin control group for ethernet 0.
by Norbert Werner
· Sun Jan 19 14:51:01 2020 +0100
f6b2b3c
plat: xilinx: Move pm_client.h to common directory
by Tejas Patel
· Fri Jan 10 03:08:40 2020 -0800
cbc9005
plat: xilinx: versal: Make silicon default build target
by Siva Durga Prasad Paladugu
· Wed Jul 10 16:15:19 2019 +0530
2f4cc71
xilinx: versal: Wire silicon default setup
by Siva Durga Prasad Paladugu
· Fri May 03 16:35:25 2019 +0530
5aa76f9
versal: Increase OCM memory size for DEBUG builds
by Venkatesh Yadav Abbarapu
· Mon Nov 25 01:47:48 2019 -0700
41dd096
plat: xilinx: versal: Dont set IOU switch clock
by Siva Durga Prasad Paladugu
· Tue Jun 25 17:48:27 2019 +0530
10161e5
arm64: versal: Adjust cpu clock for versal virtual
by Siva Durga Prasad Paladugu
· Sat Apr 27 11:23:20 2019 +0530
2294b42
xilinx: versal: Add support for PM_GET_OPERATING_CHARACTERISTIC EEMI call
by Saeed Nowshadi
· Mon Jun 03 10:22:35 2019 -0700
bd4aa5a
plat: versal: Add Get_ChipID API
by Ravi Patel
· Mon Aug 12 03:17:54 2019 -0700
ed05a71
plat: xilinx: versal: Add load Pdi API support
by Jolly Shah
· Fri Mar 22 05:33:39 2019 +0530
22b0b49
xilinx: versal: Add feature check API
by Ravi Patel
· Wed Mar 06 12:34:46 2019 +0530
fcb7c16
xilinx: versal: Implement set wakeup source for client
by Tejas Patel
· Wed Feb 27 18:44:56 2019 +0530
649e924
plat: xilinx: versal: Add GET_CALLBACK_DATA function
by Rajan Vaja
· Mon Mar 04 11:09:40 2019 +0530
c5a1bda
xilinx: versal: Add PSCI APIs for system shutdown & reset
by Saeed Nowshadi
· Sun Dec 08 23:35:35 2019 -0800
54d1319
xilinx: versal: Add PSCI APIs for suspend/resume
by Tejas Patel
· Wed Feb 27 18:44:55 2019 +0530
6171711
xilinx: versal: Remove no_pmc ops to ON power domain
by Tejas Patel
· Wed Feb 27 18:44:57 2019 +0530
db81205
xilinx: versal: Add set wakeup source API
by Tejas Patel
· Wed Jan 23 14:18:53 2019 +0530
7029dd8
xilinx: versal: Add client wakeup API
by Tejas Patel
· Wed Feb 27 18:44:54 2019 +0530
a3e34ad
xilinx: versal: Add query data API
by Tejas Patel
· Fri Feb 01 17:25:19 2019 +0530
49cd871
xilinx: versal: Add request wakeup API
by Tejas Patel
· Wed Jan 23 14:18:51 2019 +0530
0266202
xilinx: versal: Add PM_INIT_FINALIZE API for versal
by Tejas Patel
· Mon Jan 21 17:56:49 2019 +0530
044001d
xilinx: versal: Add support of PM_GET_TRUSTZONE_VERSION API
by Tejas Patel
· Mon Jan 21 17:56:48 2019 +0530
a4494de
xilinx: versal: enable ipi mailbox service
by Wendy Liang
· Mon Jan 21 13:45:49 2019 +0530
c31c48b
xilinx: move ipi mailbox svc to xilinx common
by Wendy Liang
· Mon Jan 21 13:45:48 2019 +0530
9141f44
plat: xilinx: versal: Implement PM IOCTL API
by Tejas Patel
· Thu Jan 10 03:03:48 2019 -0800
6b28225
xilinx: versal: Implement power down/restart related EEMI API
by Tejas Patel
· Thu Jan 10 03:03:47 2019 -0800
59c608a
xilinx: versal: Add SMC handler for EEMI API
by Tejas Patel
· Wed Jan 09 04:10:29 2019 -0800
023116d
xilinx: versal: Implement PLL related PM APIs
by Tejas Patel
· Tue Jan 08 01:46:41 2019 -0800
1f56fb1
xilinx: versal: Implement clock related PM APIs
by Tejas Patel
· Tue Jan 08 01:46:40 2019 -0800
20e9202
xilinx: versal: Implement pin control related PM APIs
by Tejas Patel
· Tue Jan 08 01:46:39 2019 -0800
87c4f3a
xilinx: versal: Implement reset related PM APIs
by Tejas Patel
· Tue Jan 08 01:46:38 2019 -0800
41f3e0b
xilinx: versal: Implement device related PM APIs
by Tejas Patel
· Tue Jan 08 01:46:37 2019 -0800
fe0e10a
xilinx: versal: Add support for suspend related APIs
by Tejas Patel
· Sun Dec 08 23:29:44 2019 -0800
9d09ff9
xilinx: versal: Add get_api_version support
by Tejas Patel
· Tue Jan 08 01:46:35 2019 -0800
354fe57
xilinx: Add support to send PM API to PMC using IPI for versal
by Tejas Patel
· Fri Dec 14 00:55:37 2018 -0800
0a2f9ad
plat: xilinx: versal: Move versal_def.h to include directory
by Tejas Patel
· Fri Dec 14 00:55:30 2018 -0800
6940996
plat: xilinx: versal: Move versal_private.h to include directory
by Tejas Patel
· Fri Dec 14 00:55:29 2018 -0800
60bfbc9
plat: xilinx: zynqmp: Use GIC framework for warm restart
by Siva Durga Prasad Paladugu
· Mon Sep 24 22:51:49 2018 -0700
35a8be9
plat: xilinx: zynqmp: Add checksum support for IPI data
by Venkatesh Yadav Abbarapu
· Thu Apr 04 14:23:32 2019 +0530
b34deca
zynqmp: pm_service: Add support to query max divisor
by Rajan Vaja
· Wed Mar 20 01:13:21 2019 +0530
8931be1
zynqmp: pm: Add CLK_SET_RATE_PARENT in gem clock node
by Ravi Patel
· Fri Mar 15 18:02:48 2019 +0530
13d8a15
zynqmp: pm: clock: Move custom flags to typeflags
by Rajan Vaja
· Fri Mar 15 14:19:26 2019 +0530
f065c7f
zynqmp: pm: clock: Add support for custom type flags
by Rajan Vaja
· Fri Mar 15 14:19:25 2019 +0530
02d1842
plat: xilinx: zynqmp: Add GET_CALLBACK_DATA function
by Rajan Vaja
· Mon Mar 04 11:09:39 2019 +0530
43f19b1
zynqmp: pm: Remove CLK_TOPSW_LSBUS from invalid clock list
by Rajan Vaja
· Fri Oct 05 11:18:42 2018 -0700
591ad4d
zynqmp: pm: Add LPD WDT clock to the pm_clock structure
by Mounika Grace Akula
· Wed Jan 09 17:38:13 2019 +0530
c55a390
zynqmp: pm: Fix clock models and IDs of GEM-related clocks
by Mirela Simonovic
· Mon Sep 17 14:25:16 2018 +0200
fc4f17b
zynqmp: pm: Rename FPD WDT clock ID
by Mounika Grace Akula
· Wed Jan 09 17:38:12 2019 +0530
481d2c2
plat: xilinx: zynqmp: Correct syscnt freq for QEMU
by Edgar E. Iglesias
· Wed Apr 17 15:21:28 2019 +0200
927c2b9
arm64: zynqmp: Add idcodes for new RFSoC silicons ZU48DR and ZU49DR
by Venkatesh Yadav Abbarapu
· Tue Jul 30 11:12:55 2019 +0530
3226728
arm64: zynqmp: Add id for new RFSoC device ZU39DR
by Siva Durga Prasad Paladugu
· Sat Mar 23 15:26:31 2019 +0530
Next »