blob: 1e21a4262666c99068f91a2ac1a5da34a536e2fa [file] [log] [blame]
Samuel Hollandb8566642017-08-12 04:07:39 -05001/*
Samuel Hollandac684b92019-10-20 14:18:48 -05002 * Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
Samuel Hollandb8566642017-08-12 04:07:39 -05003 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
Andre Przywara67537762018-10-14 22:13:53 +01007#include <errno.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +00008
Samuel Hollandb8566642017-08-12 04:07:39 -05009#include <platform_def.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000010
11#include <arch_helpers.h>
12#include <common/debug.h>
13#include <lib/mmio.h>
14#include <lib/xlat_tables/xlat_tables_v2.h>
15#include <plat/common/platform.h>
16
Samuel Hollandb8566642017-08-12 04:07:39 -050017#include <sunxi_def.h>
Andre Przywara9b490722018-10-14 11:45:41 +010018#include <sunxi_mmap.h>
Andre Przywara456208a2018-10-14 12:02:02 +010019#include <sunxi_private.h>
Samuel Hollandb8566642017-08-12 04:07:39 -050020
Samuel Holland7057b842019-02-17 15:09:11 -060021static const mmap_region_t sunxi_mmap[PLATFORM_MMAP_REGIONS + 1] = {
Samuel Hollandb8566642017-08-12 04:07:39 -050022 MAP_REGION_FLAT(SUNXI_SRAM_BASE, SUNXI_SRAM_SIZE,
23 MT_MEMORY | MT_RW | MT_SECURE),
24 MAP_REGION_FLAT(SUNXI_DEV_BASE, SUNXI_DEV_SIZE,
25 MT_DEVICE | MT_RW | MT_SECURE),
Andre Przywarab3fddff2018-09-20 21:13:55 +010026 MAP_REGION(SUNXI_DRAM_BASE, SUNXI_DRAM_VIRT_BASE, SUNXI_DRAM_SEC_SIZE,
27 MT_MEMORY | MT_RW | MT_SECURE),
28 MAP_REGION(PLAT_SUNXI_NS_IMAGE_OFFSET,
29 SUNXI_DRAM_VIRT_BASE + SUNXI_DRAM_SEC_SIZE,
30 SUNXI_DRAM_MAP_SIZE,
31 MT_MEMORY | MT_RO | MT_NS),
Samuel Hollandb8566642017-08-12 04:07:39 -050032 {},
33};
34
35unsigned int plat_get_syscnt_freq2(void)
36{
37 return SUNXI_OSC24M_CLK_IN_HZ;
38}
39
40uintptr_t plat_get_ns_image_entrypoint(void)
41{
42#ifdef PRELOADED_BL33_BASE
43 return PRELOADED_BL33_BASE;
44#else
45 return PLAT_SUNXI_NS_IMAGE_OFFSET;
46#endif
47}
48
49void sunxi_configure_mmu_el3(int flags)
50{
51 mmap_add_region(BL31_BASE, BL31_BASE,
52 BL31_LIMIT - BL31_BASE,
53 MT_MEMORY | MT_RW | MT_SECURE);
54 mmap_add_region(BL_CODE_BASE, BL_CODE_BASE,
55 BL_CODE_END - BL_CODE_BASE,
56 MT_CODE | MT_SECURE);
57 mmap_add_region(BL_RO_DATA_BASE, BL_RO_DATA_BASE,
58 BL_RO_DATA_END - BL_RO_DATA_BASE,
59 MT_RO_DATA | MT_SECURE);
Samuel Hollandb8566642017-08-12 04:07:39 -050060 mmap_add(sunxi_mmap);
61 init_xlat_tables();
62
63 enable_mmu_el3(0);
64}
Andre Przywarac2366b92018-06-22 00:47:08 +010065
66#define SRAM_VER_REG (SUNXI_SYSCON_BASE + 0x24)
67uint16_t sunxi_read_soc_id(void)
68{
69 uint32_t reg = mmio_read_32(SRAM_VER_REG);
70
71 /* Set bit 15 to prepare for the SOCID read. */
72 mmio_write_32(SRAM_VER_REG, reg | BIT(15));
73
74 reg = mmio_read_32(SRAM_VER_REG);
75
76 /* deactivate the SOCID access again */
77 mmio_write_32(SRAM_VER_REG, reg & ~BIT(15));
78
79 return reg >> 16;
80}
Andre Przywara435464d2018-10-14 12:03:23 +010081
82/*
83 * Configure a given pin to the GPIO-OUT function and sets its level.
84 * The port is given as a capital letter, the pin is the number within
85 * this port group.
86 * So to set pin PC7 to high, use: sunxi_set_gpio_out('C', 7, true);
87 */
88void sunxi_set_gpio_out(char port, int pin, bool level_high)
89{
90 uintptr_t port_base;
91
92 if (port < 'A' || port > 'L')
93 return;
94 if (port == 'L')
95 port_base = SUNXI_R_PIO_BASE;
96 else
97 port_base = SUNXI_PIO_BASE + (port - 'A') * 0x24;
98
99 /* Set the new level first before configuring the pin. */
100 if (level_high)
101 mmio_setbits_32(port_base + 0x10, BIT(pin));
102 else
103 mmio_clrbits_32(port_base + 0x10, BIT(pin));
104
105 /* configure pin as GPIO out (4(3) bits per pin, 1: GPIO out */
106 mmio_clrsetbits_32(port_base + (pin / 8) * 4,
107 0x7 << ((pin % 8) * 4),
108 0x1 << ((pin % 8) * 4));
109}
Andre Przywara67537762018-10-14 22:13:53 +0100110
111int sunxi_init_platform_r_twi(uint16_t socid, bool use_rsb)
112{
113 uint32_t pin_func = 0x77;
114 uint32_t device_bit;
115 unsigned int reset_offset = 0xb0;
116
117 switch (socid) {
118 case SUNXI_SOC_H5:
119 if (use_rsb)
120 return -ENODEV;
121 pin_func = 0x22;
122 device_bit = BIT(6);
123 break;
124 case SUNXI_SOC_H6:
125 if (use_rsb)
126 return -ENODEV;
127 pin_func = 0x33;
128 device_bit = BIT(16);
129 reset_offset = 0x19c;
130 break;
131 case SUNXI_SOC_A64:
132 pin_func = use_rsb ? 0x22 : 0x33;
133 device_bit = use_rsb ? BIT(3) : BIT(6);
134 break;
135 default:
136 INFO("R_I2C/RSB on Allwinner 0x%x SoC not supported\n", socid);
137 return -ENODEV;
138 }
139
140 /* un-gate R_PIO clock */
141 if (socid != SUNXI_SOC_H6)
142 mmio_setbits_32(SUNXI_R_PRCM_BASE + 0x28, BIT(0));
143
144 /* switch pins PL0 and PL1 to the desired function */
145 mmio_clrsetbits_32(SUNXI_R_PIO_BASE + 0x00, 0xffU, pin_func);
146
147 /* level 2 drive strength */
148 mmio_clrsetbits_32(SUNXI_R_PIO_BASE + 0x14, 0x0fU, 0xaU);
149
150 /* set both pins to pull-up */
151 mmio_clrsetbits_32(SUNXI_R_PIO_BASE + 0x1c, 0x0fU, 0x5U);
152
Andre Przywara67537762018-10-14 22:13:53 +0100153 /* un-gate clock */
154 if (socid != SUNXI_SOC_H6)
155 mmio_setbits_32(SUNXI_R_PRCM_BASE + 0x28, device_bit);
156 else
157 mmio_setbits_32(SUNXI_R_PRCM_BASE + 0x19c, device_bit | BIT(0));
158
Samuel Hollandf9da1342019-10-20 14:17:30 -0500159 /* assert, then de-assert reset of I2C/RSB controller */
160 mmio_clrbits_32(SUNXI_R_PRCM_BASE + reset_offset, device_bit);
161 mmio_setbits_32(SUNXI_R_PRCM_BASE + reset_offset, device_bit);
162
Andre Przywara67537762018-10-14 22:13:53 +0100163 return 0;
164}
Andre Przywara9b490722018-10-14 11:45:41 +0100165
166/* This lock synchronises access to the arisc management processor. */
167DEFINE_BAKERY_LOCK(arisc_lock);
168
169/*
170 * Tell the "arisc" SCP core (an OpenRISC core) to execute some code.
171 * We don't have any service running there, so we place some OpenRISC code
172 * in SRAM, put the address of that into the reset vector and release the
173 * arisc reset line. The SCP will execute that code and pull the line up again.
174 */
Samuel Hollandac684b92019-10-20 14:18:48 -0500175void sunxi_execute_arisc_code(uint32_t *code, size_t size, uint16_t param)
Andre Przywara9b490722018-10-14 11:45:41 +0100176{
177 uintptr_t arisc_reset_vec = SUNXI_SRAM_A2_BASE - 0x4000 + 0x100;
178
179 do {
180 bakery_lock_get(&arisc_lock);
181 /* Wait until the arisc is in reset state. */
182 if (!(mmio_read_32(SUNXI_R_CPUCFG_BASE) & BIT(0)))
183 break;
184
185 bakery_lock_release(&arisc_lock);
186 } while (1);
187
188 /* Patch up the code to feed in an input parameter. */
Samuel Hollandac684b92019-10-20 14:18:48 -0500189 code[0] = (code[0] & ~0xffff) | param;
Andre Przywara9b490722018-10-14 11:45:41 +0100190 clean_dcache_range((uintptr_t)code, size);
191
192 /*
193 * The OpenRISC unconditional branch has opcode 0, the branch offset
194 * is in the lower 26 bits, containing the distance to the target,
195 * in instruction granularity (32 bits).
196 */
197 mmio_write_32(arisc_reset_vec, ((uintptr_t)code - arisc_reset_vec) / 4);
198 clean_dcache_range(arisc_reset_vec, 4);
199
200 /* De-assert the arisc reset line to let it run. */
201 mmio_setbits_32(SUNXI_R_CPUCFG_BASE, BIT(0));
202
203 /*
204 * We release the lock here, although the arisc is still busy.
205 * But as long as it runs, the reset line is high, so other users
206 * won't leave the loop above.
207 * Once it has finished, the code is supposed to clear the reset line,
208 * to signal this to other users.
209 */
210 bakery_lock_release(&arisc_lock);
211}