blob: 2b4712c7cbec49a59695235a6ab71329f871a34e [file] [log] [blame]
Pankaj Gupta69e0c702020-12-09 14:02:41 +05301#
2# Copyright 2018-2020 NXP
3#
4# SPDX-License-Identifier: BSD-3-Clause
5#
6
7# board-specific build parameters
8
9BOOT_MODE ?= flexspi_nor
10BOARD ?= lx2162aqds
11POVDD_ENABLE := no
12NXP_COINED_BB := no
13
14 # DDR Compilation Configs
15NUM_OF_DDRC := 1
16DDRC_NUM_DIMM := 1
17DDRC_NUM_CS := 2
18DDR_ECC_EN := yes
19 #enable address decoding feature
20DDR_ADDR_DEC := yes
21APPLY_MAX_CDD := yes
22
23# DDR Errata
24ERRATA_DDR_A011396 := 1
25ERRATA_DDR_A050450 := 1
26
27
Jiafei Panadf14fe2021-01-04 15:59:54 +080028# On-Board Flash Details
Pankaj Gupta69e0c702020-12-09 14:02:41 +053029FLASH_TYPE := MT35XU512A
30XSPI_FLASH_SZ := 0x10000000
31NXP_XSPI_NOR_UNIT_SIZE := 0x20000
32BL2_BIN_XSPI_NOR_END_ADDRESS := 0x100000
33# CONFIG_FSPI_ERASE_4K is required to erase 4K sector sizes. This
34# config is enabled for future use cases.
35FSPI_ERASE_4K := 0
36
Jiafei Panadf14fe2021-01-04 15:59:54 +080037# Platform specific features.
Pankaj Gupta69e0c702020-12-09 14:02:41 +053038WARM_BOOT := yes
39
Jiafei Panadf14fe2021-01-04 15:59:54 +080040# Adding Platform files build files
Pankaj Gupta69e0c702020-12-09 14:02:41 +053041BL2_SOURCES += ${BOARD_PATH}/ddr_init.c\
42 ${BOARD_PATH}/platform.c
43
Jiafei Pan77862132021-04-27 14:49:22 +080044SUPPORTED_BOOT_MODE := flexspi_nor \
45 sd \
46 emmc
47
Jiafei Panadf14fe2021-01-04 15:59:54 +080048# Adding platform board build info
49include plat/nxp/common/plat_make_helper/plat_common_def.mk
50
51# Adding SoC build info
Pankaj Gupta69e0c702020-12-09 14:02:41 +053052include plat/nxp/soc-lx2160a/soc.mk