blob: 2af8c11c421cb33f68118afb21b8773410739909 [file] [log] [blame]
Dan Handley9df48042015-03-19 18:58:55 +00001/*
Manish V Badarkhefc0b8532022-02-22 14:45:43 +00002 * Copyright (c) 2015-2022, ARM Limited and Contributors. All rights reserved.
Dan Handley9df48042015-03-19 18:58:55 +00003 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Dan Handley9df48042015-03-19 18:58:55 +00005 */
Antonio Nino Diaz6f3ccc52018-07-20 09:17:26 +01006#ifndef ARM_DEF_H
7#define ARM_DEF_H
Dan Handley9df48042015-03-19 18:58:55 +00008
Antonio Nino Diaze0f90632018-12-14 00:18:21 +00009#include <arch.h>
10#include <common/interrupt_props.h>
11#include <common/tbbr/tbbr_img_def.h>
12#include <drivers/arm/gic_common.h>
13#include <lib/utils_def.h>
14#include <lib/xlat_tables/xlat_tables_defs.h>
Manish V Badarkhe55861512020-03-27 13:25:51 +000015#include <plat/arm/common/smccc_def.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000016#include <plat/common/common_def.h>
Dan Handley9df48042015-03-19 18:58:55 +000017
18/******************************************************************************
19 * Definitions common to all ARM standard platforms
20 *****************************************************************************/
21
Max Shvetsov06dba292019-12-06 11:50:12 +000022/*
23 * Root of trust key hash lengths
24 */
25#define ARM_ROTPK_HEADER_LEN 19
26#define ARM_ROTPK_HASH_LEN 32
27
Juan Castillo7d199412015-12-14 09:35:25 +000028/* Special value used to verify platform parameters from BL2 to BL31 */
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +000029#define ARM_BL31_PLAT_PARAM_VAL ULL(0x0f1e2d3c4b5a6978)
Dan Handley9df48042015-03-19 18:58:55 +000030
Deepika Bhavnani4287c0c2019-12-13 10:23:18 -060031#define ARM_SYSTEM_COUNT U(1)
Dan Handley9df48042015-03-19 18:58:55 +000032
33#define ARM_CACHE_WRITEBACK_SHIFT 6
34
Soby Mathewfec4eb72015-07-01 16:16:20 +010035/*
36 * Macros mapping the MPIDR Affinity levels to ARM Platform Power levels. The
37 * power levels have a 1:1 mapping with the MPIDR affinity levels.
38 */
39#define ARM_PWR_LVL0 MPIDR_AFFLVL0
40#define ARM_PWR_LVL1 MPIDR_AFFLVL1
Soby Mathewa869de12015-05-08 10:18:59 +010041#define ARM_PWR_LVL2 MPIDR_AFFLVL2
Chandni Cherukuri9ec4a112018-10-16 14:42:19 +053042#define ARM_PWR_LVL3 MPIDR_AFFLVL3
Soby Mathewfec4eb72015-07-01 16:16:20 +010043
44/*
45 * Macros for local power states in ARM platforms encoded by State-ID field
46 * within the power-state parameter.
47 */
48/* Local power state for power domains in Run state. */
Antonio Nino Diaz6f3ccc52018-07-20 09:17:26 +010049#define ARM_LOCAL_STATE_RUN U(0)
Soby Mathewfec4eb72015-07-01 16:16:20 +010050/* Local power state for retention. Valid only for CPU power domains */
Antonio Nino Diaz6f3ccc52018-07-20 09:17:26 +010051#define ARM_LOCAL_STATE_RET U(1)
Soby Mathewfec4eb72015-07-01 16:16:20 +010052/* Local power state for OFF/power-down. Valid for CPU and cluster power
53 domains */
Antonio Nino Diaz6f3ccc52018-07-20 09:17:26 +010054#define ARM_LOCAL_STATE_OFF U(2)
Soby Mathewfec4eb72015-07-01 16:16:20 +010055
Dan Handley9df48042015-03-19 18:58:55 +000056/* Memory location options for TSP */
57#define ARM_TRUSTED_SRAM_ID 0
58#define ARM_TRUSTED_DRAM_ID 1
59#define ARM_DRAM_ID 2
60
Gary Morrison3d7f6542021-01-27 13:08:47 -060061#ifdef PLAT_ARM_TRUSTED_SRAM_BASE
laurenw-arm7c7b1982020-10-21 13:34:40 -050062#define ARM_TRUSTED_SRAM_BASE PLAT_ARM_TRUSTED_SRAM_BASE
63#else
Antonio Nino Diaz5f475792018-10-15 14:58:11 +010064#define ARM_TRUSTED_SRAM_BASE UL(0x04000000)
Gary Morrison3d7f6542021-01-27 13:08:47 -060065#endif /* PLAT_ARM_TRUSTED_SRAM_BASE */
laurenw-arm7c7b1982020-10-21 13:34:40 -050066
Dan Handley9df48042015-03-19 18:58:55 +000067#define ARM_SHARED_RAM_BASE ARM_TRUSTED_SRAM_BASE
Antonio Nino Diaz5f475792018-10-15 14:58:11 +010068#define ARM_SHARED_RAM_SIZE UL(0x00001000) /* 4 KB */
Dan Handley9df48042015-03-19 18:58:55 +000069
70/* The remaining Trusted SRAM is used to load the BL images */
71#define ARM_BL_RAM_BASE (ARM_SHARED_RAM_BASE + \
72 ARM_SHARED_RAM_SIZE)
73#define ARM_BL_RAM_SIZE (PLAT_ARM_TRUSTED_SRAM_SIZE - \
74 ARM_SHARED_RAM_SIZE)
75
76/*
Zelalem Awekec43c5632021-07-12 23:41:05 -050077 * The top 16MB (or 64MB if RME is enabled) of DRAM1 is configured as
78 * follows:
Dan Handley9df48042015-03-19 18:58:55 +000079 * - SCP TZC DRAM: If present, DRAM reserved for SCP use
Zelalem Awekec43c5632021-07-12 23:41:05 -050080 * - L1 GPT DRAM: Reserved for L1 GPT if RME is enabled
81 * - REALM DRAM: Reserved for Realm world if RME is enabled
Dan Handley9df48042015-03-19 18:58:55 +000082 * - AP TZC DRAM: The remaining TZC secured DRAM reserved for AP use
Zelalem Awekec43c5632021-07-12 23:41:05 -050083 *
johpow019d134022021-06-16 17:57:28 -050084 * RME enabled(64MB) RME not enabled(16MB)
85 * -------------------- -------------------
86 * | | | |
87 * | AP TZC (~28MB) | | AP TZC (~14MB) |
88 * -------------------- -------------------
89 * | | | |
90 * | REALM (32MB) | | EL3 TZC (2MB) |
91 * -------------------- -------------------
92 * | | | |
93 * | EL3 TZC (3MB) | | SCP TZC |
94 * -------------------- 0xFFFF_FFFF-------------------
95 * | L1 GPT + SCP TZC |
96 * | (~1MB) |
Zelalem Awekec43c5632021-07-12 23:41:05 -050097 * 0xFFFF_FFFF --------------------
Dan Handley9df48042015-03-19 18:58:55 +000098 */
Zelalem Awekec43c5632021-07-12 23:41:05 -050099#if ENABLE_RME
100#define ARM_TZC_DRAM1_SIZE UL(0x04000000) /* 64MB */
101/*
102 * Define a region within the TZC secured DRAM for use by EL3 runtime
103 * firmware. This region is meant to be NOLOAD and will not be zero
104 * initialized. Data sections with the attribute `arm_el3_tzc_dram` will be
105 * placed here. 3MB region is reserved if RME is enabled, 2MB otherwise.
106 */
107#define ARM_EL3_TZC_DRAM1_SIZE UL(0x00300000) /* 3MB */
108#define ARM_L1_GPT_SIZE UL(0x00100000) /* 1MB */
109#define ARM_REALM_SIZE UL(0x02000000) /* 32MB */
110#else
111#define ARM_TZC_DRAM1_SIZE UL(0x01000000) /* 16MB */
112#define ARM_EL3_TZC_DRAM1_SIZE UL(0x00200000) /* 2MB */
113#define ARM_L1_GPT_SIZE UL(0)
114#define ARM_REALM_SIZE UL(0)
115#endif /* ENABLE_RME */
Dan Handley9df48042015-03-19 18:58:55 +0000116
117#define ARM_SCP_TZC_DRAM1_BASE (ARM_DRAM1_BASE + \
Zelalem Awekec43c5632021-07-12 23:41:05 -0500118 ARM_DRAM1_SIZE - \
119 (ARM_SCP_TZC_DRAM1_SIZE + \
120 ARM_L1_GPT_SIZE))
Dan Handley9df48042015-03-19 18:58:55 +0000121#define ARM_SCP_TZC_DRAM1_SIZE PLAT_ARM_SCP_TZC_DRAM1_SIZE
122#define ARM_SCP_TZC_DRAM1_END (ARM_SCP_TZC_DRAM1_BASE + \
Zelalem Awekec43c5632021-07-12 23:41:05 -0500123 ARM_SCP_TZC_DRAM1_SIZE - 1U)
124#if ENABLE_RME
125#define ARM_L1_GPT_ADDR_BASE (ARM_DRAM1_BASE + \
126 ARM_DRAM1_SIZE - \
127 ARM_L1_GPT_SIZE)
128#define ARM_L1_GPT_END (ARM_L1_GPT_ADDR_BASE + \
129 ARM_L1_GPT_SIZE - 1U)
Dan Handley9df48042015-03-19 18:58:55 +0000130
Zelalem Awekec43c5632021-07-12 23:41:05 -0500131#define ARM_REALM_BASE (ARM_DRAM1_BASE + \
132 ARM_DRAM1_SIZE - \
133 (ARM_SCP_TZC_DRAM1_SIZE + \
134 ARM_EL3_TZC_DRAM1_SIZE + \
135 ARM_REALM_SIZE + \
136 ARM_L1_GPT_SIZE))
137#define ARM_REALM_END (ARM_REALM_BASE + ARM_REALM_SIZE - 1U)
138#endif /* ENABLE_RME */
139
140#define ARM_EL3_TZC_DRAM1_BASE (ARM_SCP_TZC_DRAM1_BASE - \
141 ARM_EL3_TZC_DRAM1_SIZE)
Soby Mathew3b5156e2017-10-05 12:27:33 +0100142#define ARM_EL3_TZC_DRAM1_END (ARM_EL3_TZC_DRAM1_BASE + \
Alexei Fedorovc7176172020-07-13 12:11:05 +0100143 ARM_EL3_TZC_DRAM1_SIZE - 1U)
Soby Mathew3b5156e2017-10-05 12:27:33 +0100144
Dan Handley9df48042015-03-19 18:58:55 +0000145#define ARM_AP_TZC_DRAM1_BASE (ARM_DRAM1_BASE + \
Zelalem Awekec43c5632021-07-12 23:41:05 -0500146 ARM_DRAM1_SIZE - \
147 ARM_TZC_DRAM1_SIZE)
Dan Handley9df48042015-03-19 18:58:55 +0000148#define ARM_AP_TZC_DRAM1_SIZE (ARM_TZC_DRAM1_SIZE - \
Zelalem Awekec43c5632021-07-12 23:41:05 -0500149 (ARM_SCP_TZC_DRAM1_SIZE + \
150 ARM_EL3_TZC_DRAM1_SIZE + \
151 ARM_REALM_SIZE + \
152 ARM_L1_GPT_SIZE))
Dan Handley9df48042015-03-19 18:58:55 +0000153#define ARM_AP_TZC_DRAM1_END (ARM_AP_TZC_DRAM1_BASE + \
Zelalem Awekec43c5632021-07-12 23:41:05 -0500154 ARM_AP_TZC_DRAM1_SIZE - 1U)
Dan Handley9df48042015-03-19 18:58:55 +0000155
Soby Mathew7e4d6652017-05-10 11:50:30 +0100156/* Define the Access permissions for Secure peripherals to NS_DRAM */
157#if ARM_CRYPTOCELL_INTEG
158/*
159 * Allow Secure peripheral to read NS DRAM when integrated with CryptoCell.
160 * This is required by CryptoCell to authenticate BL33 which is loaded
161 * into the Non Secure DDR.
162 */
163#define ARM_TZC_NS_DRAM_S_ACCESS TZC_REGION_S_RD
164#else
165#define ARM_TZC_NS_DRAM_S_ACCESS TZC_REGION_S_NONE
166#endif
167
Summer Qin9db8f2e2017-04-24 16:49:28 +0100168#ifdef SPD_opteed
169/*
Jens Wiklanderae73b162017-08-24 15:39:09 +0200170 * BL2 needs to map 4MB at the end of TZC_DRAM1 in order to
171 * load/authenticate the trusted os extra image. The first 512KB of
172 * TZC_DRAM1 are reserved for trusted os (OPTEE). The extra image loading
173 * for OPTEE is paged image which only include the paging part using
174 * virtual memory but without "init" data. OPTEE will copy the "init" data
175 * (from pager image) to the first 512KB of TZC_DRAM, and then copy the
176 * extra image behind the "init" data.
Summer Qin9db8f2e2017-04-24 16:49:28 +0100177 */
Jens Wiklanderae73b162017-08-24 15:39:09 +0200178#define ARM_OPTEE_PAGEABLE_LOAD_BASE (ARM_AP_TZC_DRAM1_BASE + \
179 ARM_AP_TZC_DRAM1_SIZE - \
180 ARM_OPTEE_PAGEABLE_LOAD_SIZE)
Antonio Nino Diaz5f475792018-10-15 14:58:11 +0100181#define ARM_OPTEE_PAGEABLE_LOAD_SIZE UL(0x400000)
Summer Qin9db8f2e2017-04-24 16:49:28 +0100182#define ARM_OPTEE_PAGEABLE_LOAD_MEM MAP_REGION_FLAT( \
183 ARM_OPTEE_PAGEABLE_LOAD_BASE, \
184 ARM_OPTEE_PAGEABLE_LOAD_SIZE, \
185 MT_MEMORY | MT_RW | MT_SECURE)
Soby Mathew874fc9e2017-09-01 13:43:50 +0100186
187/*
188 * Map the memory for the OP-TEE core (also known as OP-TEE pager when paging
189 * support is enabled).
190 */
191#define ARM_MAP_OPTEE_CORE_MEM MAP_REGION_FLAT( \
192 BL32_BASE, \
193 BL32_LIMIT - BL32_BASE, \
194 MT_MEMORY | MT_RW | MT_SECURE)
Summer Qin9db8f2e2017-04-24 16:49:28 +0100195#endif /* SPD_opteed */
Dan Handley9df48042015-03-19 18:58:55 +0000196
197#define ARM_NS_DRAM1_BASE ARM_DRAM1_BASE
198#define ARM_NS_DRAM1_SIZE (ARM_DRAM1_SIZE - \
199 ARM_TZC_DRAM1_SIZE)
200#define ARM_NS_DRAM1_END (ARM_NS_DRAM1_BASE + \
Alexei Fedorovc7176172020-07-13 12:11:05 +0100201 ARM_NS_DRAM1_SIZE - 1U)
Gary Morrison3d7f6542021-01-27 13:08:47 -0600202#ifdef PLAT_ARM_DRAM1_BASE
laurenw-arm7c7b1982020-10-21 13:34:40 -0500203#define ARM_DRAM1_BASE PLAT_ARM_DRAM1_BASE
204#else
Sandrine Bailleux6c32fc72018-10-31 14:28:17 +0100205#define ARM_DRAM1_BASE ULL(0x80000000)
Gary Morrison3d7f6542021-01-27 13:08:47 -0600206#endif /* PLAT_ARM_DRAM1_BASE */
laurenw-arm7c7b1982020-10-21 13:34:40 -0500207
Sandrine Bailleux6c32fc72018-10-31 14:28:17 +0100208#define ARM_DRAM1_SIZE ULL(0x80000000)
Dan Handley9df48042015-03-19 18:58:55 +0000209#define ARM_DRAM1_END (ARM_DRAM1_BASE + \
Alexei Fedorovc7176172020-07-13 12:11:05 +0100210 ARM_DRAM1_SIZE - 1U)
Dan Handley9df48042015-03-19 18:58:55 +0000211
Sami Mujawara43ae7c2019-05-09 13:35:02 +0100212#define ARM_DRAM2_BASE PLAT_ARM_DRAM2_BASE
Dan Handley9df48042015-03-19 18:58:55 +0000213#define ARM_DRAM2_SIZE PLAT_ARM_DRAM2_SIZE
214#define ARM_DRAM2_END (ARM_DRAM2_BASE + \
Alexei Fedorovc7176172020-07-13 12:11:05 +0100215 ARM_DRAM2_SIZE - 1U)
Dan Handley9df48042015-03-19 18:58:55 +0000216
217#define ARM_IRQ_SEC_PHY_TIMER 29
218
219#define ARM_IRQ_SEC_SGI_0 8
220#define ARM_IRQ_SEC_SGI_1 9
221#define ARM_IRQ_SEC_SGI_2 10
222#define ARM_IRQ_SEC_SGI_3 11
223#define ARM_IRQ_SEC_SGI_4 12
224#define ARM_IRQ_SEC_SGI_5 13
225#define ARM_IRQ_SEC_SGI_6 14
226#define ARM_IRQ_SEC_SGI_7 15
227
Achin Gupta1fa7eb62015-11-03 14:18:34 +0000228/*
Jeenu Viswambharan723dce02017-09-22 08:59:59 +0100229 * Define a list of Group 1 Secure and Group 0 interrupt properties as per GICv3
230 * terminology. On a GICv2 system or mode, the lists will be merged and treated
231 * as Group 0 interrupts.
232 */
233#define ARM_G1S_IRQ_PROPS(grp) \
Antonio Nino Diaze590fd52018-08-21 09:42:26 +0100234 INTR_PROP_DESC(ARM_IRQ_SEC_PHY_TIMER, GIC_HIGHEST_SEC_PRIORITY, (grp), \
Jeenu Viswambharan723dce02017-09-22 08:59:59 +0100235 GIC_INTR_CFG_LEVEL), \
Antonio Nino Diaze590fd52018-08-21 09:42:26 +0100236 INTR_PROP_DESC(ARM_IRQ_SEC_SGI_1, GIC_HIGHEST_SEC_PRIORITY, (grp), \
Jeenu Viswambharan723dce02017-09-22 08:59:59 +0100237 GIC_INTR_CFG_EDGE), \
Antonio Nino Diaze590fd52018-08-21 09:42:26 +0100238 INTR_PROP_DESC(ARM_IRQ_SEC_SGI_2, GIC_HIGHEST_SEC_PRIORITY, (grp), \
Jeenu Viswambharan723dce02017-09-22 08:59:59 +0100239 GIC_INTR_CFG_EDGE), \
Antonio Nino Diaze590fd52018-08-21 09:42:26 +0100240 INTR_PROP_DESC(ARM_IRQ_SEC_SGI_3, GIC_HIGHEST_SEC_PRIORITY, (grp), \
Jeenu Viswambharan723dce02017-09-22 08:59:59 +0100241 GIC_INTR_CFG_EDGE), \
Antonio Nino Diaze590fd52018-08-21 09:42:26 +0100242 INTR_PROP_DESC(ARM_IRQ_SEC_SGI_4, GIC_HIGHEST_SEC_PRIORITY, (grp), \
Jeenu Viswambharan723dce02017-09-22 08:59:59 +0100243 GIC_INTR_CFG_EDGE), \
Antonio Nino Diaze590fd52018-08-21 09:42:26 +0100244 INTR_PROP_DESC(ARM_IRQ_SEC_SGI_5, GIC_HIGHEST_SEC_PRIORITY, (grp), \
Jeenu Viswambharan723dce02017-09-22 08:59:59 +0100245 GIC_INTR_CFG_EDGE), \
Antonio Nino Diaze590fd52018-08-21 09:42:26 +0100246 INTR_PROP_DESC(ARM_IRQ_SEC_SGI_7, GIC_HIGHEST_SEC_PRIORITY, (grp), \
Jeenu Viswambharan723dce02017-09-22 08:59:59 +0100247 GIC_INTR_CFG_EDGE)
248
249#define ARM_G0_IRQ_PROPS(grp) \
Antonio Nino Diaze590fd52018-08-21 09:42:26 +0100250 INTR_PROP_DESC(ARM_IRQ_SEC_SGI_0, PLAT_SDEI_NORMAL_PRI, (grp), \
Jeenu Viswambharan723dce02017-09-22 08:59:59 +0100251 GIC_INTR_CFG_EDGE), \
Antonio Nino Diaze590fd52018-08-21 09:42:26 +0100252 INTR_PROP_DESC(ARM_IRQ_SEC_SGI_6, GIC_HIGHEST_SEC_PRIORITY, (grp), \
Jeenu Viswambharan723dce02017-09-22 08:59:59 +0100253 GIC_INTR_CFG_EDGE)
254
johpow019d134022021-06-16 17:57:28 -0500255#define ARM_MAP_SHARED_RAM MAP_REGION_FLAT( \
256 ARM_SHARED_RAM_BASE, \
257 ARM_SHARED_RAM_SIZE, \
258 MT_DEVICE | MT_RW | EL3_PAS)
Dan Handley9df48042015-03-19 18:58:55 +0000259
johpow019d134022021-06-16 17:57:28 -0500260#define ARM_MAP_NS_DRAM1 MAP_REGION_FLAT( \
261 ARM_NS_DRAM1_BASE, \
262 ARM_NS_DRAM1_SIZE, \
263 MT_MEMORY | MT_RW | MT_NS)
Dan Handley9df48042015-03-19 18:58:55 +0000264
johpow019d134022021-06-16 17:57:28 -0500265#define ARM_MAP_DRAM2 MAP_REGION_FLAT( \
266 ARM_DRAM2_BASE, \
267 ARM_DRAM2_SIZE, \
268 MT_MEMORY | MT_RW | MT_NS)
Roberto Vargasf8fda102017-08-08 11:27:20 +0100269
johpow019d134022021-06-16 17:57:28 -0500270#define ARM_MAP_TSP_SEC_MEM MAP_REGION_FLAT( \
271 TSP_SEC_MEM_BASE, \
272 TSP_SEC_MEM_SIZE, \
273 MT_MEMORY | MT_RW | MT_SECURE)
Dan Handley9df48042015-03-19 18:58:55 +0000274
David Wang0ba499f2016-03-07 11:02:57 +0800275#if ARM_BL31_IN_DRAM
johpow019d134022021-06-16 17:57:28 -0500276#define ARM_MAP_BL31_SEC_DRAM MAP_REGION_FLAT( \
277 BL31_BASE, \
278 PLAT_ARM_MAX_BL31_SIZE, \
279 MT_MEMORY | MT_RW | MT_SECURE)
David Wang0ba499f2016-03-07 11:02:57 +0800280#endif
Dan Handley9df48042015-03-19 18:58:55 +0000281
johpow019d134022021-06-16 17:57:28 -0500282#define ARM_MAP_EL3_TZC_DRAM MAP_REGION_FLAT( \
283 ARM_EL3_TZC_DRAM1_BASE, \
284 ARM_EL3_TZC_DRAM1_SIZE, \
285 MT_MEMORY | MT_RW | EL3_PAS)
Soby Mathew3b5156e2017-10-05 12:27:33 +0100286
Achin Guptae97351d2019-10-11 15:15:19 +0100287#if defined(SPD_spmd)
johpow019d134022021-06-16 17:57:28 -0500288#define ARM_MAP_TRUSTED_DRAM MAP_REGION_FLAT( \
289 PLAT_ARM_TRUSTED_DRAM_BASE, \
290 PLAT_ARM_TRUSTED_DRAM_SIZE, \
291 MT_MEMORY | MT_RW | MT_SECURE)
Achin Guptae97351d2019-10-11 15:15:19 +0100292#endif
293
Zelalem Awekec43c5632021-07-12 23:41:05 -0500294#if ENABLE_RME
johpow019d134022021-06-16 17:57:28 -0500295#define ARM_MAP_RMM_DRAM MAP_REGION_FLAT( \
296 PLAT_ARM_RMM_BASE, \
297 PLAT_ARM_RMM_SIZE, \
298 MT_MEMORY | MT_RW | MT_REALM)
Zelalem Awekec43c5632021-07-12 23:41:05 -0500299
300
johpow019d134022021-06-16 17:57:28 -0500301#define ARM_MAP_GPT_L1_DRAM MAP_REGION_FLAT( \
302 ARM_L1_GPT_ADDR_BASE, \
303 ARM_L1_GPT_SIZE, \
304 MT_MEMORY | MT_RW | EL3_PAS)
Zelalem Awekec43c5632021-07-12 23:41:05 -0500305
306#endif /* ENABLE_RME */
Achin Guptae97351d2019-10-11 15:15:19 +0100307
Daniel Boulby4e97abd2018-07-16 14:09:15 +0100308/*
John Tsichritzisc34341a2018-07-30 13:41:52 +0100309 * Mapping for the BL1 RW region. This mapping is needed by BL2 in order to
310 * share the Mbed TLS heap. Since the heap is allocated inside BL1, it resides
311 * in the BL1 RW region. Hence, BL2 needs access to the BL1 RW region in order
312 * to be able to access the heap.
313 */
314#define ARM_MAP_BL1_RW MAP_REGION_FLAT( \
315 BL1_RW_BASE, \
316 BL1_RW_LIMIT - BL1_RW_BASE, \
Zelalem Aweke65e92632021-07-12 22:33:55 -0500317 MT_MEMORY | MT_RW | EL3_PAS)
John Tsichritzisc34341a2018-07-30 13:41:52 +0100318
319/*
Daniel Boulby4e97abd2018-07-16 14:09:15 +0100320 * If SEPARATE_CODE_AND_RODATA=1 we define a region for each section
321 * otherwise one region is defined containing both.
322 */
Daniel Boulby45a2c9e2018-07-06 16:54:44 +0100323#if SEPARATE_CODE_AND_RODATA
Daniel Boulby4e97abd2018-07-16 14:09:15 +0100324#define ARM_MAP_BL_RO MAP_REGION_FLAT( \
Daniel Boulby45a2c9e2018-07-06 16:54:44 +0100325 BL_CODE_BASE, \
326 BL_CODE_END - BL_CODE_BASE, \
Zelalem Aweke65e92632021-07-12 22:33:55 -0500327 MT_CODE | EL3_PAS), \
Daniel Boulby4e97abd2018-07-16 14:09:15 +0100328 MAP_REGION_FLAT( \
Daniel Boulby45a2c9e2018-07-06 16:54:44 +0100329 BL_RO_DATA_BASE, \
330 BL_RO_DATA_END \
331 - BL_RO_DATA_BASE, \
Zelalem Aweke65e92632021-07-12 22:33:55 -0500332 MT_RO_DATA | EL3_PAS)
Daniel Boulby4e97abd2018-07-16 14:09:15 +0100333#else
334#define ARM_MAP_BL_RO MAP_REGION_FLAT( \
335 BL_CODE_BASE, \
336 BL_CODE_END - BL_CODE_BASE, \
Zelalem Aweke65e92632021-07-12 22:33:55 -0500337 MT_CODE | EL3_PAS)
Daniel Boulby45a2c9e2018-07-06 16:54:44 +0100338#endif
339#if USE_COHERENT_MEM
340#define ARM_MAP_BL_COHERENT_RAM MAP_REGION_FLAT( \
341 BL_COHERENT_RAM_BASE, \
342 BL_COHERENT_RAM_END \
343 - BL_COHERENT_RAM_BASE, \
Zelalem Aweke65e92632021-07-12 22:33:55 -0500344 MT_DEVICE | MT_RW | EL3_PAS)
Daniel Boulby45a2c9e2018-07-06 16:54:44 +0100345#endif
Roberto Vargase3adc372018-05-23 09:27:06 +0100346#if USE_ROMLIB
347#define ARM_MAP_ROMLIB_CODE MAP_REGION_FLAT( \
348 ROMLIB_RO_BASE, \
349 ROMLIB_RO_LIMIT - ROMLIB_RO_BASE,\
Zelalem Aweke65e92632021-07-12 22:33:55 -0500350 MT_CODE | EL3_PAS)
Roberto Vargase3adc372018-05-23 09:27:06 +0100351
352#define ARM_MAP_ROMLIB_DATA MAP_REGION_FLAT( \
353 ROMLIB_RW_BASE, \
354 ROMLIB_RW_END - ROMLIB_RW_BASE,\
Zelalem Aweke65e92632021-07-12 22:33:55 -0500355 MT_MEMORY | MT_RW | EL3_PAS)
Roberto Vargase3adc372018-05-23 09:27:06 +0100356#endif
Daniel Boulby45a2c9e2018-07-06 16:54:44 +0100357
Dan Handley9df48042015-03-19 18:58:55 +0000358/*
Antonio Nino Diaz48bfb542018-10-11 13:02:34 +0100359 * Map mem_protect flash region with read and write permissions
360 */
361#define ARM_V2M_MAP_MEM_PROTECT MAP_REGION_FLAT(PLAT_ARM_MEM_PROT_ADDR, \
362 V2M_FLASH_BLOCK_SIZE, \
363 MT_DEVICE | MT_RW | MT_SECURE)
Manish V Badarkhe5e3ef6c2020-07-16 05:45:25 +0100364/*
365 * Map the region for device tree configuration with read and write permissions
366 */
367#define ARM_MAP_BL_CONFIG_REGION MAP_REGION_FLAT(ARM_BL_RAM_BASE, \
368 (ARM_FW_CONFIGS_LIMIT \
369 - ARM_BL_RAM_BASE), \
Zelalem Aweke65e92632021-07-12 22:33:55 -0500370 MT_MEMORY | MT_RW | EL3_PAS)
Zelalem Awekec43c5632021-07-12 23:41:05 -0500371/*
372 * Map L0_GPT with read and write permissions
373 */
374#if ENABLE_RME
375#define ARM_MAP_L0_GPT_REGION MAP_REGION_FLAT(ARM_L0_GPT_ADDR_BASE, \
376 ARM_L0_GPT_SIZE, \
377 MT_MEMORY | MT_RW | MT_ROOT)
378#endif
Antonio Nino Diaz48bfb542018-10-11 13:02:34 +0100379
380/*
Daniel Boulby4e97abd2018-07-16 14:09:15 +0100381 * The max number of regions like RO(code), coherent and data required by
Dan Handley9df48042015-03-19 18:58:55 +0000382 * different BL stages which need to be mapped in the MMU.
383 */
Manish V Badarkhefc0b8532022-02-22 14:45:43 +0000384#define ARM_BL_REGIONS 7
Dan Handley9df48042015-03-19 18:58:55 +0000385
386#define MAX_MMAP_REGIONS (PLAT_ARM_MMAP_ENTRIES + \
387 ARM_BL_REGIONS)
388
389/* Memory mapped Generic timer interfaces */
Gary Morrison3d7f6542021-01-27 13:08:47 -0600390#ifdef PLAT_ARM_SYS_CNTCTL_BASE
laurenw-arm56f1e3e2021-03-03 14:19:38 -0600391#define ARM_SYS_CNTCTL_BASE PLAT_ARM_SYS_CNTCTL_BASE
Gary Morrison3d7f6542021-01-27 13:08:47 -0600392#else
Antonio Nino Diaz5f475792018-10-15 14:58:11 +0100393#define ARM_SYS_CNTCTL_BASE UL(0x2a430000)
Gary Morrison3d7f6542021-01-27 13:08:47 -0600394#endif
395
396#ifdef PLAT_ARM_SYS_CNTREAD_BASE
laurenw-arm56f1e3e2021-03-03 14:19:38 -0600397#define ARM_SYS_CNTREAD_BASE PLAT_ARM_SYS_CNTREAD_BASE
Gary Morrison3d7f6542021-01-27 13:08:47 -0600398#else
Antonio Nino Diaz5f475792018-10-15 14:58:11 +0100399#define ARM_SYS_CNTREAD_BASE UL(0x2a800000)
Gary Morrison3d7f6542021-01-27 13:08:47 -0600400#endif
401
402#ifdef PLAT_ARM_SYS_TIMCTL_BASE
laurenw-arm56f1e3e2021-03-03 14:19:38 -0600403#define ARM_SYS_TIMCTL_BASE PLAT_ARM_SYS_TIMCTL_BASE
Gary Morrison3d7f6542021-01-27 13:08:47 -0600404#else
Antonio Nino Diaz5f475792018-10-15 14:58:11 +0100405#define ARM_SYS_TIMCTL_BASE UL(0x2a810000)
Gary Morrison3d7f6542021-01-27 13:08:47 -0600406#endif
407
408#ifdef PLAT_ARM_SYS_CNT_BASE_S
laurenw-arm56f1e3e2021-03-03 14:19:38 -0600409#define ARM_SYS_CNT_BASE_S PLAT_ARM_SYS_CNT_BASE_S
Gary Morrison3d7f6542021-01-27 13:08:47 -0600410#else
Antonio Nino Diaz5f475792018-10-15 14:58:11 +0100411#define ARM_SYS_CNT_BASE_S UL(0x2a820000)
Gary Morrison3d7f6542021-01-27 13:08:47 -0600412#endif
413
414#ifdef PLAT_ARM_SYS_CNT_BASE_NS
laurenw-arm56f1e3e2021-03-03 14:19:38 -0600415#define ARM_SYS_CNT_BASE_NS PLAT_ARM_SYS_CNT_BASE_NS
Gary Morrison3d7f6542021-01-27 13:08:47 -0600416#else
Antonio Nino Diaz5f475792018-10-15 14:58:11 +0100417#define ARM_SYS_CNT_BASE_NS UL(0x2a830000)
Gary Morrison3d7f6542021-01-27 13:08:47 -0600418#endif
Dan Handley9df48042015-03-19 18:58:55 +0000419
420#define ARM_CONSOLE_BAUDRATE 115200
421
Juan Castillob6132f12015-10-06 14:01:35 +0100422/* Trusted Watchdog constants */
Gary Morrison3d7f6542021-01-27 13:08:47 -0600423#ifdef PLAT_ARM_SP805_TWDG_BASE
laurenw-arm56f1e3e2021-03-03 14:19:38 -0600424#define ARM_SP805_TWDG_BASE PLAT_ARM_SP805_TWDG_BASE
Gary Morrison3d7f6542021-01-27 13:08:47 -0600425#else
Antonio Nino Diaz5f475792018-10-15 14:58:11 +0100426#define ARM_SP805_TWDG_BASE UL(0x2a490000)
Gary Morrison3d7f6542021-01-27 13:08:47 -0600427#endif
Juan Castillob6132f12015-10-06 14:01:35 +0100428#define ARM_SP805_TWDG_CLK_HZ 32768
429/* The TBBR document specifies a watchdog timeout of 256 seconds. SP805
430 * asserts reset after two consecutive countdowns (2 x 128 = 256 sec) */
431#define ARM_TWDG_TIMEOUT_SEC 128
432#define ARM_TWDG_LOAD_VAL (ARM_SP805_TWDG_CLK_HZ * \
433 ARM_TWDG_TIMEOUT_SEC)
434
Dan Handley9df48042015-03-19 18:58:55 +0000435/******************************************************************************
436 * Required platform porting definitions common to all ARM standard platforms
437 *****************************************************************************/
438
Roberto Vargasf8fda102017-08-08 11:27:20 +0100439/*
Soby Mathewfec4eb72015-07-01 16:16:20 +0100440 * This macro defines the deepest retention state possible. A higher state
441 * id will represent an invalid or a power down state.
442 */
443#define PLAT_MAX_RET_STATE ARM_LOCAL_STATE_RET
444
445/*
446 * This macro defines the deepest power down states possible. Any state ID
447 * higher than this is invalid.
448 */
449#define PLAT_MAX_OFF_STATE ARM_LOCAL_STATE_OFF
450
Dan Handley9df48042015-03-19 18:58:55 +0000451/*
452 * Some data must be aligned on the biggest cache line size in the platform.
453 * This is known only to the platform as it might have a combination of
454 * integrated and external caches.
455 */
Antonio Nino Diaz5f475792018-10-15 14:58:11 +0100456#define CACHE_WRITEBACK_GRANULE (U(1) << ARM_CACHE_WRITEBACK_SHIFT)
Dan Handley9df48042015-03-19 18:58:55 +0000457
Soby Mathew7c6df5b2018-01-15 14:43:42 +0000458/*
Manish V Badarkhe1da211a2020-05-31 10:17:59 +0100459 * To enable FW_CONFIG to be loaded by BL1, define the corresponding base
Soby Mathew7c6df5b2018-01-15 14:43:42 +0000460 * and limit. Leave enough space of BL2 meminfo.
461 */
Manish V Badarkhe1da211a2020-05-31 10:17:59 +0100462#define ARM_FW_CONFIG_BASE (ARM_BL_RAM_BASE + sizeof(meminfo_t))
Manish V Badarkhe0bafa822020-06-29 11:14:07 +0100463#define ARM_FW_CONFIG_LIMIT ((ARM_BL_RAM_BASE + PAGE_SIZE) \
464 + (PAGE_SIZE / 2U))
Sathees Balya90950092018-11-15 14:22:30 +0000465
466/*
467 * Boot parameters passed from BL2 to BL31/BL32 are stored here
468 */
Manish V Badarkhe0bafa822020-06-29 11:14:07 +0100469#define ARM_BL2_MEM_DESC_BASE (ARM_FW_CONFIG_LIMIT)
470#define ARM_BL2_MEM_DESC_LIMIT (ARM_BL2_MEM_DESC_BASE \
471 + (PAGE_SIZE / 2U))
Sathees Balya90950092018-11-15 14:22:30 +0000472
473/*
474 * Define limit of firmware configuration memory:
Manish V Badarkhe1da211a2020-05-31 10:17:59 +0100475 * ARM_FW_CONFIG + ARM_BL2_MEM_DESC memory
Sathees Balya90950092018-11-15 14:22:30 +0000476 */
Manish V Badarkhefbf1fd22020-06-09 11:31:17 +0100477#define ARM_FW_CONFIGS_LIMIT (ARM_BL_RAM_BASE + (PAGE_SIZE * 2))
Dan Handley9df48042015-03-19 18:58:55 +0000478
Zelalem Awekec43c5632021-07-12 23:41:05 -0500479#if ENABLE_RME
480/*
481 * Store the L0 GPT on Trusted SRAM next to firmware
482 * configuration memory, 4KB aligned.
483 */
484#define ARM_L0_GPT_SIZE (PAGE_SIZE)
485#define ARM_L0_GPT_ADDR_BASE (ARM_FW_CONFIGS_LIMIT)
486#define ARM_L0_GPT_LIMIT (ARM_L0_GPT_ADDR_BASE + ARM_L0_GPT_SIZE)
487#else
488#define ARM_L0_GPT_SIZE U(0)
489#endif
490
Dan Handley9df48042015-03-19 18:58:55 +0000491/*******************************************************************************
492 * BL1 specific defines.
493 * BL1 RW data is relocated from ROM to RAM at runtime so we need 2 sets of
494 * addresses.
495 ******************************************************************************/
496#define BL1_RO_BASE PLAT_ARM_TRUSTED_ROM_BASE
laurenw-arm56f1e3e2021-03-03 14:19:38 -0600497#ifdef PLAT_BL1_RO_LIMIT
498#define BL1_RO_LIMIT PLAT_BL1_RO_LIMIT
499#else
Dan Handley9df48042015-03-19 18:58:55 +0000500#define BL1_RO_LIMIT (PLAT_ARM_TRUSTED_ROM_BASE \
Roberto Vargase3adc372018-05-23 09:27:06 +0100501 + (PLAT_ARM_TRUSTED_ROM_SIZE - \
502 PLAT_ARM_MAX_ROMLIB_RO_SIZE))
laurenw-arm56f1e3e2021-03-03 14:19:38 -0600503#endif
504
Dan Handley9df48042015-03-19 18:58:55 +0000505/*
Vikram Kanigiri5d86f2e2016-01-21 14:08:15 +0000506 * Put BL1 RW at the top of the Trusted SRAM.
Dan Handley9df48042015-03-19 18:58:55 +0000507 */
Dan Handley9df48042015-03-19 18:58:55 +0000508#define BL1_RW_BASE (ARM_BL_RAM_BASE + \
509 ARM_BL_RAM_SIZE - \
Roberto Vargase3adc372018-05-23 09:27:06 +0100510 (PLAT_ARM_MAX_BL1_RW_SIZE +\
511 PLAT_ARM_MAX_ROMLIB_RW_SIZE))
512#define BL1_RW_LIMIT (ARM_BL_RAM_BASE + \
513 (ARM_BL_RAM_SIZE - PLAT_ARM_MAX_ROMLIB_RW_SIZE))
514
515#define ROMLIB_RO_BASE BL1_RO_LIMIT
516#define ROMLIB_RO_LIMIT (PLAT_ARM_TRUSTED_ROM_BASE + PLAT_ARM_TRUSTED_ROM_SIZE)
517
518#define ROMLIB_RW_BASE (BL1_RW_BASE + PLAT_ARM_MAX_BL1_RW_SIZE)
519#define ROMLIB_RW_END (ROMLIB_RW_BASE + PLAT_ARM_MAX_ROMLIB_RW_SIZE)
Dan Handley9df48042015-03-19 18:58:55 +0000520
521/*******************************************************************************
522 * BL2 specific defines.
523 ******************************************************************************/
Soby Mathewaf14b462018-06-01 16:53:38 +0100524#if BL2_AT_EL3
Dimitris Papastamos25836492018-06-11 11:07:58 +0100525/* Put BL2 towards the middle of the Trusted SRAM */
Soby Mathewaf14b462018-06-01 16:53:38 +0100526#define BL2_BASE (ARM_TRUSTED_SRAM_BASE + \
Dimitris Papastamos25836492018-06-11 11:07:58 +0100527 (PLAT_ARM_TRUSTED_SRAM_SIZE >> 1) + 0x2000)
Roberto Vargas52207802017-11-17 13:22:18 +0000528#define BL2_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
529
David Wang0ba499f2016-03-07 11:02:57 +0800530#else
Dan Handley9df48042015-03-19 18:58:55 +0000531/*
Soby Mathewaf14b462018-06-01 16:53:38 +0100532 * Put BL2 just below BL1.
Dan Handley9df48042015-03-19 18:58:55 +0000533 */
Soby Mathewaf14b462018-06-01 16:53:38 +0100534#define BL2_BASE (BL1_RW_BASE - PLAT_ARM_MAX_BL2_SIZE)
535#define BL2_LIMIT BL1_RW_BASE
David Wang0ba499f2016-03-07 11:02:57 +0800536#endif
Dan Handley9df48042015-03-19 18:58:55 +0000537
538/*******************************************************************************
Juan Castillo7d199412015-12-14 09:35:25 +0000539 * BL31 specific defines.
Dan Handley9df48042015-03-19 18:58:55 +0000540 ******************************************************************************/
Madhukar Pappireddyd7419442020-01-27 15:38:26 -0600541#if ARM_BL31_IN_DRAM || SEPARATE_NOBITS_REGION
David Wang0ba499f2016-03-07 11:02:57 +0800542/*
543 * Put BL31 at the bottom of TZC secured DRAM
544 */
545#define BL31_BASE ARM_AP_TZC_DRAM1_BASE
546#define BL31_LIMIT (ARM_AP_TZC_DRAM1_BASE + \
547 PLAT_ARM_MAX_BL31_SIZE)
Madhukar Pappireddyd7419442020-01-27 15:38:26 -0600548/*
549 * For SEPARATE_NOBITS_REGION, BL31 PROGBITS are loaded in TZC secured DRAM.
550 * And BL31 NOBITS are loaded in Trusted SRAM such that BL2 is overwritten.
551 */
552#if SEPARATE_NOBITS_REGION
553#define BL31_NOBITS_BASE BL2_BASE
554#define BL31_NOBITS_LIMIT BL2_LIMIT
555#endif /* SEPARATE_NOBITS_REGION */
Qixiang Xua5f72812017-08-31 11:45:32 +0800556#elif (RESET_TO_BL31)
Manish Pandey2207e932019-11-06 13:17:46 +0000557/* Ensure Position Independent support (PIE) is enabled for this config.*/
558# if !ENABLE_PIE
559# error "BL31 must be a PIE if RESET_TO_BL31=1."
560#endif
Qixiang Xua5f72812017-08-31 11:45:32 +0800561/*
Soby Mathew68e69282018-12-12 14:13:52 +0000562 * Since this is PIE, we can define BL31_BASE to 0x0 since this macro is solely
Soby Mathewc5e17452019-01-07 14:07:58 +0000563 * used for building BL31 and not used for loading BL31.
Qixiang Xua5f72812017-08-31 11:45:32 +0800564 */
Soby Mathewc5e17452019-01-07 14:07:58 +0000565# define BL31_BASE 0x0
566# define BL31_LIMIT PLAT_ARM_MAX_BL31_SIZE
David Wang0ba499f2016-03-07 11:02:57 +0800567#else
Soby Mathewaf14b462018-06-01 16:53:38 +0100568/* Put BL31 below BL2 in the Trusted SRAM.*/
569#define BL31_BASE ((ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)\
570 - PLAT_ARM_MAX_BL31_SIZE)
571#define BL31_PROGBITS_LIMIT BL2_BASE
Dimitris Papastamos25836492018-06-11 11:07:58 +0100572/*
573 * For BL2_AT_EL3 make sure the BL31 can grow up until BL2_BASE. This is
574 * because in the BL2_AT_EL3 configuration, BL2 is always resident.
575 */
576#if BL2_AT_EL3
577#define BL31_LIMIT BL2_BASE
578#else
Dan Handley9df48042015-03-19 18:58:55 +0000579#define BL31_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
David Wang0ba499f2016-03-07 11:02:57 +0800580#endif
Zelalem Awekec43c5632021-07-12 23:41:05 -0500581#endif
582
583/******************************************************************************
584 * RMM specific defines
585 *****************************************************************************/
586#if ENABLE_RME
587#define RMM_BASE (ARM_REALM_BASE)
588#define RMM_LIMIT (RMM_BASE + ARM_REALM_SIZE)
Dimitris Papastamos25836492018-06-11 11:07:58 +0100589#endif
Dan Handley9df48042015-03-19 18:58:55 +0000590
Julius Werner8e0ef0f2019-07-09 14:02:43 -0700591#if !defined(__aarch64__) || JUNO_AARCH32_EL3_RUNTIME
Dan Handley9df48042015-03-19 18:58:55 +0000592/*******************************************************************************
Soby Mathewbf169232017-11-14 14:10:10 +0000593 * BL32 specific defines for EL3 runtime in AArch32 mode
594 ******************************************************************************/
595# if RESET_TO_SP_MIN && !JUNO_AARCH32_EL3_RUNTIME
Manish Pandey928da862021-06-10 15:22:48 +0100596/* Ensure Position Independent support (PIE) is enabled for this config.*/
597# if !ENABLE_PIE
598# error "BL32 must be a PIE if RESET_TO_SP_MIN=1."
599#endif
Soby Mathewaf14b462018-06-01 16:53:38 +0100600/*
Manish Pandey928da862021-06-10 15:22:48 +0100601 * Since this is PIE, we can define BL32_BASE to 0x0 since this macro is solely
602 * used for building BL32 and not used for loading BL32.
Soby Mathewaf14b462018-06-01 16:53:38 +0100603 */
Manish Pandey928da862021-06-10 15:22:48 +0100604# define BL32_BASE 0x0
605# define BL32_LIMIT PLAT_ARM_MAX_BL32_SIZE
Soby Mathewbf169232017-11-14 14:10:10 +0000606# else
Soby Mathewaf14b462018-06-01 16:53:38 +0100607/* Put BL32 below BL2 in the Trusted SRAM.*/
608# define BL32_BASE ((ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)\
609 - PLAT_ARM_MAX_BL32_SIZE)
610# define BL32_PROGBITS_LIMIT BL2_BASE
Soby Mathewbf169232017-11-14 14:10:10 +0000611# define BL32_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
612# endif /* RESET_TO_SP_MIN && !JUNO_AARCH32_EL3_RUNTIME */
613
614#else
615/*******************************************************************************
616 * BL32 specific defines for EL3 runtime in AArch64 mode
Dan Handley9df48042015-03-19 18:58:55 +0000617 ******************************************************************************/
618/*
619 * On ARM standard platforms, the TSP can execute from Trusted SRAM,
620 * Trusted DRAM (if available) or the DRAM region secured by the TrustZone
621 * controller.
622 */
Paul Beesleydb4e25a2019-10-14 15:27:12 +0000623# if SPM_MM
Soby Mathewbf169232017-11-14 14:10:10 +0000624# define TSP_SEC_MEM_BASE (ARM_AP_TZC_DRAM1_BASE + ULL(0x200000))
625# define TSP_SEC_MEM_SIZE (ARM_AP_TZC_DRAM1_SIZE - ULL(0x200000))
626# define BL32_BASE (ARM_AP_TZC_DRAM1_BASE + ULL(0x200000))
627# define BL32_LIMIT (ARM_AP_TZC_DRAM1_BASE + \
Antonio Nino Diaz7289f922017-11-09 11:34:09 +0000628 ARM_AP_TZC_DRAM1_SIZE)
Achin Guptae97351d2019-10-11 15:15:19 +0100629# elif defined(SPD_spmd)
630# define TSP_SEC_MEM_BASE (ARM_AP_TZC_DRAM1_BASE + ULL(0x200000))
631# define TSP_SEC_MEM_SIZE (ARM_AP_TZC_DRAM1_SIZE - ULL(0x200000))
Arunachalam Ganapathy40618cf2020-07-27 13:51:30 +0100632# define BL32_BASE PLAT_ARM_SPMC_BASE
633# define BL32_LIMIT (PLAT_ARM_SPMC_BASE + \
634 PLAT_ARM_SPMC_SIZE)
Soby Mathewbf169232017-11-14 14:10:10 +0000635# elif ARM_BL31_IN_DRAM
636# define TSP_SEC_MEM_BASE (ARM_AP_TZC_DRAM1_BASE + \
David Wang0ba499f2016-03-07 11:02:57 +0800637 PLAT_ARM_MAX_BL31_SIZE)
Soby Mathewbf169232017-11-14 14:10:10 +0000638# define TSP_SEC_MEM_SIZE (ARM_AP_TZC_DRAM1_SIZE - \
David Wang0ba499f2016-03-07 11:02:57 +0800639 PLAT_ARM_MAX_BL31_SIZE)
Soby Mathewbf169232017-11-14 14:10:10 +0000640# define BL32_BASE (ARM_AP_TZC_DRAM1_BASE + \
David Wang0ba499f2016-03-07 11:02:57 +0800641 PLAT_ARM_MAX_BL31_SIZE)
Soby Mathewbf169232017-11-14 14:10:10 +0000642# define BL32_LIMIT (ARM_AP_TZC_DRAM1_BASE + \
David Wang0ba499f2016-03-07 11:02:57 +0800643 ARM_AP_TZC_DRAM1_SIZE)
Soby Mathewbf169232017-11-14 14:10:10 +0000644# elif ARM_TSP_RAM_LOCATION_ID == ARM_TRUSTED_SRAM_ID
645# define TSP_SEC_MEM_BASE ARM_BL_RAM_BASE
646# define TSP_SEC_MEM_SIZE ARM_BL_RAM_SIZE
Soby Mathewaf14b462018-06-01 16:53:38 +0100647# define TSP_PROGBITS_LIMIT BL31_BASE
Manish V Badarkhe1da211a2020-05-31 10:17:59 +0100648# define BL32_BASE ARM_FW_CONFIGS_LIMIT
Soby Mathewbf169232017-11-14 14:10:10 +0000649# define BL32_LIMIT BL31_BASE
650# elif ARM_TSP_RAM_LOCATION_ID == ARM_TRUSTED_DRAM_ID
651# define TSP_SEC_MEM_BASE PLAT_ARM_TRUSTED_DRAM_BASE
652# define TSP_SEC_MEM_SIZE PLAT_ARM_TRUSTED_DRAM_SIZE
653# define BL32_BASE PLAT_ARM_TRUSTED_DRAM_BASE
654# define BL32_LIMIT (PLAT_ARM_TRUSTED_DRAM_BASE \
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +0000655 + (UL(1) << 21))
Soby Mathewbf169232017-11-14 14:10:10 +0000656# elif ARM_TSP_RAM_LOCATION_ID == ARM_DRAM_ID
657# define TSP_SEC_MEM_BASE ARM_AP_TZC_DRAM1_BASE
658# define TSP_SEC_MEM_SIZE ARM_AP_TZC_DRAM1_SIZE
659# define BL32_BASE ARM_AP_TZC_DRAM1_BASE
660# define BL32_LIMIT (ARM_AP_TZC_DRAM1_BASE + \
Dan Handley9df48042015-03-19 18:58:55 +0000661 ARM_AP_TZC_DRAM1_SIZE)
Soby Mathewbf169232017-11-14 14:10:10 +0000662# else
663# error "Unsupported ARM_TSP_RAM_LOCATION_ID value"
664# endif
Julius Werner8e0ef0f2019-07-09 14:02:43 -0700665#endif /* !__aarch64__ || JUNO_AARCH32_EL3_RUNTIME */
Dan Handley9df48042015-03-19 18:58:55 +0000666
Antonio Nino Diaz7289f922017-11-09 11:34:09 +0000667/*
668 * BL32 is mandatory in AArch32. In AArch64, undefine BL32_BASE if there is no
Achin Guptae97351d2019-10-11 15:15:19 +0100669 * SPD and no SPM-MM, as they are the only ones that can be used as BL32.
Antonio Nino Diaz7289f922017-11-09 11:34:09 +0000670 */
Julius Werner8e0ef0f2019-07-09 14:02:43 -0700671#if defined(__aarch64__) && !JUNO_AARCH32_EL3_RUNTIME
Paul Beesleydb4e25a2019-10-14 15:27:12 +0000672# if defined(SPD_none) && !SPM_MM
Antonio Nino Diaz7289f922017-11-09 11:34:09 +0000673# undef BL32_BASE
Achin Guptae97351d2019-10-11 15:15:19 +0100674# endif /* defined(SPD_none) && !SPM_MM */
Julius Werner8e0ef0f2019-07-09 14:02:43 -0700675#endif /* defined(__aarch64__) && !JUNO_AARCH32_EL3_RUNTIME */
Antonio Nino Diaze4fa3702016-04-05 11:38:49 +0100676
Yatharth Kochar736a3bf2015-10-11 14:14:55 +0100677/*******************************************************************************
678 * FWU Images: NS_BL1U, BL2U & NS_BL2U defines.
679 ******************************************************************************/
680#define BL2U_BASE BL2_BASE
Soby Mathewbf169232017-11-14 14:10:10 +0000681#define BL2U_LIMIT BL2_LIMIT
682
Yatharth Kochar736a3bf2015-10-11 14:14:55 +0100683#define NS_BL2U_BASE ARM_NS_DRAM1_BASE
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +0000684#define NS_BL1U_BASE (PLAT_ARM_NVM_BASE + UL(0x03EB8000))
Yatharth Kochar736a3bf2015-10-11 14:14:55 +0100685
Dan Handley9df48042015-03-19 18:58:55 +0000686/*
687 * ID of the secure physical generic timer interrupt used by the TSP.
688 */
689#define TSP_IRQ_SEC_PHY_TIMER ARM_IRQ_SEC_PHY_TIMER
690
691
Vikram Kanigirid79214c2015-09-09 10:52:13 +0100692/*
693 * One cache line needed for bakery locks on ARM platforms
694 */
695#define PLAT_PERCPU_BAKERY_LOCK_SIZE (1 * CACHE_WRITEBACK_GRANULE)
696
Jeenu Viswambharanb1837452017-10-24 11:47:13 +0100697/* Priority levels for ARM platforms */
Jeenu Viswambharana5b5b8d2018-02-06 12:21:39 +0000698#define PLAT_RAS_PRI 0x10
Jeenu Viswambharanb1837452017-10-24 11:47:13 +0100699#define PLAT_SDEI_CRITICAL_PRI 0x60
700#define PLAT_SDEI_NORMAL_PRI 0x70
701
702/* ARM platforms use 3 upper bits of secure interrupt priority */
Sandeep Tripathy1c478392020-08-12 18:42:13 +0530703#define PLAT_PRI_BITS 3
Vikram Kanigirid79214c2015-09-09 10:52:13 +0100704
Jeenu Viswambharana5acc0a2017-09-22 08:32:10 +0100705/* SGI used for SDEI signalling */
706#define ARM_SDEI_SGI ARM_IRQ_SEC_SGI_0
707
Balint Dobszayd0dbd5e2019-12-18 15:28:00 +0100708#if SDEI_IN_FCONF
709/* ARM SDEI dynamic private event max count */
710#define ARM_SDEI_DP_EVENT_MAX_CNT 3
711
712/* ARM SDEI dynamic shared event max count */
713#define ARM_SDEI_DS_EVENT_MAX_CNT 3
714#else
Jeenu Viswambharana5acc0a2017-09-22 08:32:10 +0100715/* ARM SDEI dynamic private event numbers */
716#define ARM_SDEI_DP_EVENT_0 1000
717#define ARM_SDEI_DP_EVENT_1 1001
718#define ARM_SDEI_DP_EVENT_2 1002
719
720/* ARM SDEI dynamic shared event numbers */
721#define ARM_SDEI_DS_EVENT_0 2000
722#define ARM_SDEI_DS_EVENT_1 2001
723#define ARM_SDEI_DS_EVENT_2 2002
724
Jeenu Viswambharan6e284462017-12-08 10:38:24 +0000725#define ARM_SDEI_PRIVATE_EVENTS \
726 SDEI_DEFINE_EVENT_0(ARM_SDEI_SGI), \
727 SDEI_PRIVATE_EVENT(ARM_SDEI_DP_EVENT_0, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC), \
728 SDEI_PRIVATE_EVENT(ARM_SDEI_DP_EVENT_1, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC), \
729 SDEI_PRIVATE_EVENT(ARM_SDEI_DP_EVENT_2, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC)
730
731#define ARM_SDEI_SHARED_EVENTS \
732 SDEI_SHARED_EVENT(ARM_SDEI_DS_EVENT_0, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC), \
733 SDEI_SHARED_EVENT(ARM_SDEI_DS_EVENT_1, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC), \
734 SDEI_SHARED_EVENT(ARM_SDEI_DS_EVENT_2, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC)
Balint Dobszayd0dbd5e2019-12-18 15:28:00 +0100735#endif /* SDEI_IN_FCONF */
Jeenu Viswambharan6e284462017-12-08 10:38:24 +0000736
Antonio Nino Diaz6f3ccc52018-07-20 09:17:26 +0100737#endif /* ARM_DEF_H */