blob: ef390d46fe987356226dce8da89c0fc53eeec3ad [file] [log] [blame]
Achin Gupta4f6ad662013-10-25 09:08:21 +01001/*
Dan Handleye83b0ca2014-01-14 18:17:09 +00002 * Copyright (c) 2013-2014, ARM Limited and Contributors. All rights reserved.
Achin Gupta4f6ad662013-10-25 09:08:21 +01003 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
9 *
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
13 *
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
29 */
30
31#include <arch.h>
Dan Handley2bd4ef22014-04-09 13:14:54 +010032#include <asm_macros.S>
Achin Gupta4f6ad662013-10-25 09:08:21 +010033#include <bl_common.h>
Achin Gupta4f6ad662013-10-25 09:08:21 +010034#include <runtime_svc.h>
35
Sandrine Bailleux4d052752014-03-24 10:24:08 +000036 .globl bl1_exceptions
Achin Gupta4f6ad662013-10-25 09:08:21 +010037
Achin Guptab739f222014-01-18 16:50:09 +000038 .section .vectors, "ax"; .align 11
Achin Gupta4f6ad662013-10-25 09:08:21 +010039
40 /* -----------------------------------------------------
Sandrine Bailleux4d052752014-03-24 10:24:08 +000041 * Very simple stackless exception handlers used by BL1.
Achin Gupta4f6ad662013-10-25 09:08:21 +010042 * -----------------------------------------------------
43 */
44 .align 7
Sandrine Bailleux4d052752014-03-24 10:24:08 +000045bl1_exceptions:
Achin Gupta4f6ad662013-10-25 09:08:21 +010046 /* -----------------------------------------------------
Sandrine Bailleux046cd3f2014-08-06 11:27:23 +010047 * Current EL with SP0 : 0x0 - 0x200
Achin Gupta4f6ad662013-10-25 09:08:21 +010048 * -----------------------------------------------------
49 */
50SynchronousExceptionSP0:
51 mov x0, #SYNC_EXCEPTION_SP_EL0
52 bl plat_report_exception
53 b SynchronousExceptionSP0
Jeenu Viswambharana7934d62014-02-07 15:53:18 +000054 check_vector_size SynchronousExceptionSP0
Achin Gupta4f6ad662013-10-25 09:08:21 +010055
56 .align 7
57IrqSP0:
58 mov x0, #IRQ_SP_EL0
59 bl plat_report_exception
60 b IrqSP0
Jeenu Viswambharana7934d62014-02-07 15:53:18 +000061 check_vector_size IrqSP0
Achin Gupta4f6ad662013-10-25 09:08:21 +010062
63 .align 7
64FiqSP0:
65 mov x0, #FIQ_SP_EL0
66 bl plat_report_exception
67 b FiqSP0
Jeenu Viswambharana7934d62014-02-07 15:53:18 +000068 check_vector_size FiqSP0
Achin Gupta4f6ad662013-10-25 09:08:21 +010069
70 .align 7
71SErrorSP0:
72 mov x0, #SERROR_SP_EL0
73 bl plat_report_exception
74 b SErrorSP0
Jeenu Viswambharana7934d62014-02-07 15:53:18 +000075 check_vector_size SErrorSP0
Achin Gupta4f6ad662013-10-25 09:08:21 +010076
77 /* -----------------------------------------------------
Sandrine Bailleux046cd3f2014-08-06 11:27:23 +010078 * Current EL with SPx: 0x200 - 0x400
Achin Gupta4f6ad662013-10-25 09:08:21 +010079 * -----------------------------------------------------
80 */
81 .align 7
82SynchronousExceptionSPx:
83 mov x0, #SYNC_EXCEPTION_SP_ELX
84 bl plat_report_exception
85 b SynchronousExceptionSPx
Jeenu Viswambharana7934d62014-02-07 15:53:18 +000086 check_vector_size SynchronousExceptionSPx
Achin Gupta4f6ad662013-10-25 09:08:21 +010087
88 .align 7
89IrqSPx:
90 mov x0, #IRQ_SP_ELX
91 bl plat_report_exception
92 b IrqSPx
Jeenu Viswambharana7934d62014-02-07 15:53:18 +000093 check_vector_size IrqSPx
Achin Gupta4f6ad662013-10-25 09:08:21 +010094
95 .align 7
96FiqSPx:
97 mov x0, #FIQ_SP_ELX
98 bl plat_report_exception
99 b FiqSPx
Jeenu Viswambharana7934d62014-02-07 15:53:18 +0000100 check_vector_size FiqSPx
Achin Gupta4f6ad662013-10-25 09:08:21 +0100101
102 .align 7
103SErrorSPx:
104 mov x0, #SERROR_SP_ELX
105 bl plat_report_exception
106 b SErrorSPx
Jeenu Viswambharana7934d62014-02-07 15:53:18 +0000107 check_vector_size SErrorSPx
Achin Gupta4f6ad662013-10-25 09:08:21 +0100108
109 /* -----------------------------------------------------
Sandrine Bailleux046cd3f2014-08-06 11:27:23 +0100110 * Lower EL using AArch64 : 0x400 - 0x600
Achin Gupta4f6ad662013-10-25 09:08:21 +0100111 * -----------------------------------------------------
112 */
113 .align 7
114SynchronousExceptionA64:
Achin Guptaed1744e2014-08-04 23:13:10 +0100115 /* Enable the SError interrupt */
116 msr daifclr, #DAIF_ABT_BIT
117
Sandrine Bailleux16269462015-09-29 13:38:20 +0100118 /* Expect only SMC exceptions */
119 mrs x19, esr_el3
120 ubfx x20, x19, #ESR_EC_SHIFT, #ESR_EC_LENGTH
121 cmp x20, #EC_AARCH64_SMC
122 b.ne unexpected_sync_exception
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +0100123
Sandrine Bailleux16269462015-09-29 13:38:20 +0100124 b smc_handler64
Jeenu Viswambharana7934d62014-02-07 15:53:18 +0000125 check_vector_size SynchronousExceptionA64
Jeenu Viswambharan65f07302014-02-07 15:50:57 +0000126
127 .align 7
128IrqA64:
129 mov x0, #IRQ_AARCH64
130 bl plat_report_exception
131 b IrqA64
Jeenu Viswambharana7934d62014-02-07 15:53:18 +0000132 check_vector_size IrqA64
Jeenu Viswambharan65f07302014-02-07 15:50:57 +0000133
134 .align 7
135FiqA64:
136 mov x0, #FIQ_AARCH64
137 bl plat_report_exception
138 b FiqA64
Jeenu Viswambharana7934d62014-02-07 15:53:18 +0000139 check_vector_size FiqA64
Jeenu Viswambharan65f07302014-02-07 15:50:57 +0000140
141 .align 7
142SErrorA64:
143 mov x0, #SERROR_AARCH64
144 bl plat_report_exception
145 b SErrorA64
Jeenu Viswambharana7934d62014-02-07 15:53:18 +0000146 check_vector_size SErrorA64
Jeenu Viswambharan65f07302014-02-07 15:50:57 +0000147
148 /* -----------------------------------------------------
Sandrine Bailleux046cd3f2014-08-06 11:27:23 +0100149 * Lower EL using AArch32 : 0x600 - 0x800
Jeenu Viswambharan65f07302014-02-07 15:50:57 +0000150 * -----------------------------------------------------
151 */
152 .align 7
153SynchronousExceptionA32:
154 mov x0, #SYNC_EXCEPTION_AARCH32
155 bl plat_report_exception
156 b SynchronousExceptionA32
Jeenu Viswambharana7934d62014-02-07 15:53:18 +0000157 check_vector_size SynchronousExceptionA32
Jeenu Viswambharan65f07302014-02-07 15:50:57 +0000158
159 .align 7
160IrqA32:
161 mov x0, #IRQ_AARCH32
162 bl plat_report_exception
163 b IrqA32
Jeenu Viswambharana7934d62014-02-07 15:53:18 +0000164 check_vector_size IrqA32
Jeenu Viswambharan65f07302014-02-07 15:50:57 +0000165
166 .align 7
167FiqA32:
168 mov x0, #FIQ_AARCH32
169 bl plat_report_exception
170 b FiqA32
Jeenu Viswambharana7934d62014-02-07 15:53:18 +0000171 check_vector_size FiqA32
Jeenu Viswambharan65f07302014-02-07 15:50:57 +0000172
173 .align 7
174SErrorA32:
175 mov x0, #SERROR_AARCH32
176 bl plat_report_exception
177 b SErrorA32
Jeenu Viswambharana7934d62014-02-07 15:53:18 +0000178 check_vector_size SErrorA32
Sandrine Bailleux16269462015-09-29 13:38:20 +0100179
180
181func smc_handler64
182 /* ---------------------------------------------------------------------
183 * Only a single SMC exception from BL2 to ask BL1 to pass EL3 control
184 * to BL31 is expected here. It expects:
185 * - X0 with RUN_IMAGE SMC function ID;
186 * - X1 with the address of a entry_point_info_t structure describing
187 * the BL31 entrypoint.
188 * ---------------------------------------------------------------------
189 */
190 mov x19, x0
191 mov x20, x1
192
193 mov x0, #RUN_IMAGE
194 cmp x19, x0
195 b.ne unexpected_sync_exception
196
197 mov x0, x20
198 bl display_boot_progress
199
200 ldp x0, x1, [x20, #ENTRY_POINT_INFO_PC_OFFSET]
201 msr elr_el3, x0
202 msr spsr_el3, x1
203 ubfx x0, x1, #MODE_EL_SHIFT, #2
204 cmp x0, #MODE_EL3
205 b.ne unexpected_sync_exception
206
207 bl disable_mmu_icache_el3
208 tlbi alle3
209
Juan Castillod1413b22015-10-05 16:59:38 +0100210 bl bl1_plat_prepare_exit
211
Sandrine Bailleux16269462015-09-29 13:38:20 +0100212 ldp x6, x7, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x30)]
213 ldp x4, x5, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x20)]
214 ldp x2, x3, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x10)]
215 ldp x0, x1, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x0)]
216 eret
217endfunc smc_handler64
218
219unexpected_sync_exception:
220 mov x0, #SYNC_EXCEPTION_AARCH64
221 bl plat_report_exception
222 wfi
223 b unexpected_sync_exception