Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / c9b55f0102d7ea1d2544a9eb27b30120d558f415 / . / plat / nvidia / tegra / include / t132 / tegra_def.h
blob: e488bd87cd1eb5470a00b6e43a381cedead365c8 [file] [log] [blame]
Varun Wadekar0f3baa02015-07-16 11:36:33 +0530[diff] [blame]1/*
Steven Kao4d160ac2016-12-23 16:05:13 +0800[diff] [blame]2 * Copyright (c) 2015-2017, ARM Limited and Contributors. All rights reserved.
Varun Wadekar0f3baa02015-07-16 11:36:33 +0530[diff] [blame]3 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
9 *
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
13 *
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
29 */
30
31#ifndef __TEGRA_DEF_H__
32#define __TEGRA_DEF_H__
33
34#include <platform_def.h>
35
36/*******************************************************************************
37 * This value is used by the PSCI implementation during the `SYSTEM_SUSPEND`
38 * call as the `state-id` field in the 'power state' parameter.
39 ******************************************************************************/
Varun Wadekara78bb1b2015-08-07 10:03:00 +0530[diff] [blame]40#define PSTATE_ID_SOC_POWERDN 0xD
Varun Wadekar0f3baa02015-07-16 11:36:33 +0530[diff] [blame]41
42/*******************************************************************************
Varun Wadekar3ce54992016-01-19 13:55:19 -0800[diff] [blame]43 * Platform power states (used by PSCI framework)
44 *
45 * - PLAT_MAX_RET_STATE should be less than lowest PSTATE_ID
46 * - PLAT_MAX_OFF_STATE should be greater than the highest PSTATE_ID
47 ******************************************************************************/
48#define PLAT_MAX_RET_STATE 1
49#define PLAT_MAX_OFF_STATE (PSTATE_ID_SOC_POWERDN + 1)
50
51/*******************************************************************************
Varun Wadekar0f3baa02015-07-16 11:36:33 +0530[diff] [blame]52 * GIC memory map
53 ******************************************************************************/
54#define TEGRA_GICD_BASE 0x50041000
55#define TEGRA_GICC_BASE 0x50042000
56
57/*******************************************************************************
58 * Tegra micro-seconds timer constants
59 ******************************************************************************/
60#define TEGRA_TMRUS_BASE 0x60005010
Steven Kao4d160ac2016-12-23 16:05:13 +0800[diff] [blame]61#define TEGRA_TMRUS_SIZE 0x1000
Varun Wadekar0f3baa02015-07-16 11:36:33 +0530[diff] [blame]62
63/*******************************************************************************
64 * Tegra Clock and Reset Controller constants
65 ******************************************************************************/
66#define TEGRA_CAR_RESET_BASE 0x60006000
67
68/*******************************************************************************
69 * Tegra Flow Controller constants
70 ******************************************************************************/
71#define TEGRA_FLOWCTRL_BASE 0x60007000
72
73/*******************************************************************************
74 * Tegra Secure Boot Controller constants
75 ******************************************************************************/
76#define TEGRA_SB_BASE 0x6000C200
77
78/*******************************************************************************
79 * Tegra Exception Vectors constants
80 ******************************************************************************/
81#define TEGRA_EVP_BASE 0x6000F000
82
83/*******************************************************************************
Varun Wadekar28dcc212016-07-20 10:28:51 -0700[diff] [blame]84 * Tegra Miscellaneous register constants
85 ******************************************************************************/
86#define TEGRA_MISC_BASE 0x70000000
87#define HARDWARE_REVISION_OFFSET 0x804
88
89/*******************************************************************************
Varun Wadekard2014c62015-10-29 10:37:28 +0530[diff] [blame]90 * Tegra UART controller base addresses
91 ******************************************************************************/
92#define TEGRA_UARTA_BASE 0x70006000
93#define TEGRA_UARTB_BASE 0x70006040
94#define TEGRA_UARTC_BASE 0x70006200
95#define TEGRA_UARTD_BASE 0x70006300
96#define TEGRA_UARTE_BASE 0x70006400
97
98/*******************************************************************************
Varun Wadekar0f3baa02015-07-16 11:36:33 +0530[diff] [blame]99 * Tegra Power Mgmt Controller constants
100 ******************************************************************************/
101#define TEGRA_PMC_BASE 0x7000E400
102
103/*******************************************************************************
104 * Tegra Memory Controller constants
105 ******************************************************************************/
106#define TEGRA_MC_BASE 0x70019000
107
Varun Wadekar64443ca2016-12-12 16:14:57 -0800[diff] [blame]108/* TZDRAM carveout configuration registers */
109#define MC_SECURITY_CFG0_0 0x70
110#define MC_SECURITY_CFG1_0 0x74
111#define MC_SECURITY_CFG3_0 0x9BC
112
113/* Video Memory carveout configuration registers */
114#define MC_VIDEO_PROTECT_BASE_HI 0x978
115#define MC_VIDEO_PROTECT_BASE_LO 0x648
116#define MC_VIDEO_PROTECT_SIZE_MB 0x64c
117
Varun Wadekar0dc91812015-12-30 15:06:41 -0800[diff] [blame]118/*******************************************************************************
119 * Tegra TZRAM constants
120 ******************************************************************************/
121#define TEGRA_TZRAM_BASE 0x7C010000
122#define TEGRA_TZRAM_SIZE 0x10000
123
Varun Wadekar0f3baa02015-07-16 11:36:33 +0530[diff] [blame]124#endif /* __TEGRA_DEF_H__ */