blob: be75bfdfa74238ad13d511b0a31c95f84a3f8398 [file] [log] [blame]
Michal Simek91794362022-08-31 16:45:14 +02001/*
Michal Simek2a47faa2023-04-14 08:43:51 +02002 * Copyright (c) 2018-2019, Arm Limited and Contributors. All rights reserved.
Michal Simek91794362022-08-31 16:45:14 +02003 * Copyright (c) 2021-2022, Xilinx, Inc. All rights reserved.
Jay Buddhabhatti5b9f3912023-02-02 22:34:03 -08004 * Copyright (c) 2022-2023, Advanced Micro Devices, Inc. All rights reserved.
Michal Simek91794362022-08-31 16:45:14 +02005 *
6 * SPDX-License-Identifier: BSD-3-Clause
7 */
8
9#ifndef PLAT_PRIVATE_H
10#define PLAT_PRIVATE_H
11
Jay Buddhabhattic6daff02022-09-05 02:56:32 -070012#include <bl31/interrupt_mgmt.h>
Michal Simek91794362022-08-31 16:45:14 +020013#include <lib/xlat_tables/xlat_tables_v2.h>
14
Jay Buddhabhattic6daff02022-09-05 02:56:32 -070015typedef struct versal_intr_info_type_el3 {
16 uint32_t id;
17 interrupt_type_handler_t handler;
18} versal_intr_info_type_el3_t;
19
Michal Simek91794362022-08-31 16:45:14 +020020void versal_net_config_setup(void);
21
22const mmap_region_t *plat_versal_net_get_mmap(void);
23
24void plat_versal_net_gic_driver_init(void);
25void plat_versal_net_gic_init(void);
26void plat_versal_net_gic_cpuif_enable(void);
Jay Buddhabhattic6daff02022-09-05 02:56:32 -070027void plat_versal_net_gic_cpuif_disable(void);
Michal Simek91794362022-08-31 16:45:14 +020028void plat_versal_net_gic_pcpu_init(void);
Jay Buddhabhattic6daff02022-09-05 02:56:32 -070029void plat_versal_net_gic_save(void);
30void plat_versal_net_gic_resume(void);
31void plat_versal_net_gic_redistif_on(void);
32void plat_versal_net_gic_redistif_off(void);
Michal Simek91794362022-08-31 16:45:14 +020033
34extern uint32_t cpu_clock, platform_id, platform_version;
35void board_detection(void);
36char *board_name_decode(void);
37uint64_t smc_handler(uint32_t smc_fid, uint64_t x1, uint64_t x2, uint64_t x3,
38 uint64_t x4, void *cookie, void *handle, uint64_t flags);
39int32_t sip_svc_setup_init(void);
Jay Buddhabhattic6daff02022-09-05 02:56:32 -070040/*
41 * Register handler to specific GIC entrance
42 * for INTR_TYPE_EL3 type of interrupt
43 */
44int request_intr_type_el3(uint32_t irq, interrupt_type_handler_t fiq_handler);
Michal Simek91794362022-08-31 16:45:14 +020045
Michal Simek91794362022-08-31 16:45:14 +020046#endif /* PLAT_PRIVATE_H */