Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / a0763157f68f1d7f3e373fd6692c6e6cbdd7e3cb / . / plat / xilinx / versal / platform.mk
blob: a8b2c948a9df750209b92bdfb1042d7dc34821a8 [file] [log] [blame]
Venkatesh Yadav Abbarapu17a12ce2020-11-27 08:42:14 -0700[diff] [blame]1# Copyright (c) 2018-2021, ARM Limited and Contributors. All rights reserved.
Siva Durga Prasad Paladugufe4af662018-09-25 18:44:58 +0530[diff] [blame]2#
3# SPDX-License-Identifier: BSD-3-Clause
4
5override PROGRAMMABLE_RESET_ADDRESS := 1
6PSCI_EXTENDED_STATE_ID := 1
7A53_DISABLE_NON_TEMPORAL_HINT := 0
8SEPARATE_CODE_AND_RODATA := 1
9override RESET_TO_BL31 := 1
10PL011_GENERIC_UART := 1
Venkatesh Yadav Abbarapu78bcd122021-02-19 01:46:21 -0700[diff] [blame]11IPI_CRC_CHECK := 0
Venkatesh Yadav Abbarapu82252a42021-07-20 22:27:32 -0600[diff] [blame]12HARDEN_SLS_ALL := 0
Siva Durga Prasad Paladugufe4af662018-09-25 18:44:58 +0530[diff] [blame]13
14ifdef VERSAL_ATF_MEM_BASE
15 $(eval $(call add_define,VERSAL_ATF_MEM_BASE))
16
17 ifndef VERSAL_ATF_MEM_SIZE
18 $(error "VERSAL_ATF_BASE defined without VERSAL_ATF_SIZE")
19 endif
20 $(eval $(call add_define,VERSAL_ATF_MEM_SIZE))
21
22 ifdef VERSAL_ATF_MEM_PROGBITS_SIZE
23 $(eval $(call add_define,VERSAL_ATF_MEM_PROGBITS_SIZE))
24 endif
25endif
26
27ifdef VERSAL_BL32_MEM_BASE
28 $(eval $(call add_define,VERSAL_BL32_MEM_BASE))
29
30 ifndef VERSAL_BL32_MEM_SIZE
31 $(error "VERSAL_BL32_BASE defined without VERSAL_BL32_SIZE")
32 endif
33 $(eval $(call add_define,VERSAL_BL32_MEM_SIZE))
34endif
35
Venkatesh Yadav Abbarapu78bcd122021-02-19 01:46:21 -0700[diff] [blame]36ifdef IPI_CRC_CHECK
37 $(eval $(call add_define,IPI_CRC_CHECK))
38endif
39
Siva Durga Prasad Paladugucbc90052019-07-10 16:15:19 +0530[diff] [blame]40VERSAL_PLATFORM ?= silicon
Siva Durga Prasad Paladugufe4af662018-09-25 18:44:58 +0530[diff] [blame]41$(eval $(call add_define_val,VERSAL_PLATFORM,VERSAL_PLATFORM_ID_${VERSAL_PLATFORM}))
42
Tejas Patel54d13192019-02-27 18:44:55 +0530[diff] [blame]43PLAT_INCLUDES := -Iinclude/plat/arm/common/ \
44 -Iplat/xilinx/common/include/ \
Wendy Lianga4494de2019-01-21 13:45:49 +0530[diff] [blame]45 -Iplat/xilinx/common/ipi_mailbox_service/ \
Tejas Patel354fe572018-12-14 00:55:37 -0800[diff] [blame]46 -Iplat/xilinx/versal/include/ \
47 -Iplat/xilinx/versal/pm_service/
Siva Durga Prasad Paladugufe4af662018-09-25 18:44:58 +0530[diff] [blame]48
Alexei Fedorov84f1b5d2020-03-23 18:45:17 +0000[diff] [blame]49# Include GICv3 driver files
50include drivers/arm/gic/v3/gicv3.mk
51
Siva Durga Prasad Paladugufe4af662018-09-25 18:44:58 +0530[diff] [blame]52PLAT_BL_COMMON_SOURCES := lib/xlat_tables/xlat_tables_common.c \
53 lib/xlat_tables/aarch64/xlat_tables.c \
Venkatesh Yadav Abbarapu17a12ce2020-11-27 08:42:14 -0700[diff] [blame]54 drivers/arm/dcc/dcc_console.c \
Siva Durga Prasad Paladugufe4af662018-09-25 18:44:58 +0530[diff] [blame]55 drivers/delay_timer/delay_timer.c \
56 drivers/delay_timer/generic_delay_timer.c \
Alexei Fedorov84f1b5d2020-03-23 18:45:17 +0000[diff] [blame]57 ${GICV3_SOURCES} \
Siva Durga Prasad Paladugufe4af662018-09-25 18:44:58 +0530[diff] [blame]58 drivers/arm/pl011/aarch64/pl011_console.S \
Ambroise Vincent962109f2019-03-27 13:48:15 +0000[diff] [blame]59 plat/common/aarch64/crash_console_helpers.S \
Tejas Patel54d13192019-02-27 18:44:55 +0530[diff] [blame]60 plat/arm/common/arm_cci.c \
Venkatesh Yadav Abbarapu9156ffd2020-01-22 21:23:20 -0700[diff] [blame]61 plat/arm/common/arm_common.c \
Siva Durga Prasad Paladugufe4af662018-09-25 18:44:58 +0530[diff] [blame]62 plat/common/plat_gicv3.c \
63 plat/xilinx/versal/aarch64/versal_helpers.S \
64 plat/xilinx/versal/aarch64/versal_common.c
65
Venkatesh Yadav Abbarapu17a12ce2020-11-27 08:42:14 -0700[diff] [blame]66VERSAL_CONSOLE ?= pl011
67ifeq (${VERSAL_CONSOLE}, $(filter ${VERSAL_CONSOLE},pl011 pl011_0 pl011_1 dcc))
68else
69 $(error "Please define VERSAL_CONSOLE")
70endif
71
72$(eval $(call add_define_val,VERSAL_CONSOLE,VERSAL_CONSOLE_ID_${VERSAL_CONSOLE}))
73
Tejas Patel54d13192019-02-27 18:44:55 +0530[diff] [blame]74BL31_SOURCES += drivers/arm/cci/cci.c \
Siva Durga Prasad Paladugufe4af662018-09-25 18:44:58 +0530[diff] [blame]75 lib/cpus/aarch64/cortex_a72.S \
76 plat/common/plat_psci_common.c \
Tejas Patel354fe572018-12-14 00:55:37 -0800[diff] [blame]77 plat/xilinx/common/ipi.c \
Venkatesh Yadav Abbarapu9156ffd2020-01-22 21:23:20 -0700[diff] [blame]78 plat/xilinx/common/plat_startup.c \
Wendy Lianga4494de2019-01-21 13:45:49 +0530[diff] [blame]79 plat/xilinx/common/ipi_mailbox_service/ipi_mailbox_svc.c \
Tejas Patel354fe572018-12-14 00:55:37 -0800[diff] [blame]80 plat/xilinx/common/pm_service/pm_ipi.c \
Siva Durga Prasad Paladugufe4af662018-09-25 18:44:58 +0530[diff] [blame]81 plat/xilinx/versal/bl31_versal_setup.c \
82 plat/xilinx/versal/plat_psci.c \
83 plat/xilinx/versal/plat_versal.c \
84 plat/xilinx/versal/plat_topology.c \
85 plat/xilinx/versal/sip_svc_setup.c \
Tejas Patel354fe572018-12-14 00:55:37 -0800[diff] [blame]86 plat/xilinx/versal/versal_gicv3.c \
87 plat/xilinx/versal/versal_ipi.c \
88 plat/xilinx/versal/pm_service/pm_svc_main.c \
Tejas Patel9d09ff92019-01-08 01:46:35 -0800[diff] [blame]89 plat/xilinx/versal/pm_service/pm_api_sys.c \
Tejas Patel354fe572018-12-14 00:55:37 -0800[diff] [blame]90 plat/xilinx/versal/pm_service/pm_client.c
Venkatesh Yadav Abbarapu82252a42021-07-20 22:27:32 -0600[diff] [blame]91
92ifeq ($(HARDEN_SLS_ALL), 1)
93TF_CFLAGS_aarch64 += -mharden-sls=all
94endif