Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 1 | /* |
Marek Vasut | 9bd39e8 | 2019-06-14 00:42:59 +0200 | [diff] [blame^] | 2 | * Copyright (c) 2015-2019, Renesas Electronics Corporation. All rights reserved. |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 3 | * |
| 4 | * SPDX-License-Identifier: BSD-3-Clause |
| 5 | */ |
| 6 | |
| 7 | #include <stdint.h> |
Marek Vasut | 9bd39e8 | 2019-06-14 00:42:59 +0200 | [diff] [blame^] | 8 | |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 9 | #include <common/debug.h> |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 10 | |
Marek Vasut | 9bd39e8 | 2019-06-14 00:42:59 +0200 | [diff] [blame^] | 11 | #include "../qos_common.h" |
| 12 | #include "../qos_reg.h" |
| 13 | #include "qos_init_d3.h" |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 14 | |
| 15 | #define RCAR_QOS_VERSION "rev.0.05" |
| 16 | |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 17 | #if RCAR_QOS_TYPE == RCAR_QOS_TYPE_DEFAULT |
| 18 | static const mstat_slot_t mstat_fix[] = { |
| 19 | {0x0000U, 0x0000000000000000U}, |
| 20 | {0x0008U, 0x0000000000000000U}, |
| 21 | {0x0010U, 0x0000000000000000U}, |
| 22 | {0x0018U, 0x0000000000000000U}, |
| 23 | {0x0020U, 0x0000000000000000U}, |
| 24 | {0x0028U, 0x0000000000000000U}, |
| 25 | {0x0030U, 0x001004340000FFFFU}, |
| 26 | {0x0038U, 0x001004140000FFFFU}, |
| 27 | {0x0040U, 0x0000000000000000U}, |
| 28 | {0x0048U, 0x0000000000000000U}, |
| 29 | {0x0050U, 0x0000000000000000U}, |
| 30 | {0x0058U, 0x00140B030000FFFFU}, |
| 31 | {0x0060U, 0x001408610000FFFFU}, |
| 32 | {0x0068U, 0x0000000000000000U}, |
| 33 | {0x0070U, 0x0000000000000000U}, |
| 34 | {0x0078U, 0x0000000000000000U}, |
| 35 | {0x0080U, 0x0000000000000000U}, |
| 36 | {0x0088U, 0x001410620000FFFFU}, |
| 37 | {0x0090U, 0x0000000000000000U}, |
| 38 | {0x0098U, 0x0000000000000000U}, |
| 39 | {0x00A0U, 0x000C041C0000FFFFU}, |
| 40 | {0x00A8U, 0x000C04090000FFFFU}, |
| 41 | {0x00B0U, 0x000C04110000FFFFU}, |
| 42 | {0x00B8U, 0x0000000000000000U}, |
| 43 | {0x00C0U, 0x000C041C0000FFFFU}, |
| 44 | {0x00C8U, 0x000C04090000FFFFU}, |
| 45 | {0x00D0U, 0x000C04110000FFFFU}, |
| 46 | {0x00D8U, 0x0000000000000000U}, |
| 47 | {0x00E0U, 0x0000000000000000U}, |
| 48 | {0x00E8U, 0x0000000000000000U}, |
| 49 | {0x00F0U, 0x001018570000FFFFU}, |
| 50 | {0x00F8U, 0x0000000000000000U}, |
| 51 | {0x0100U, 0x0000000000000000U}, |
| 52 | {0x0108U, 0x0000000000000000U}, |
| 53 | {0x0110U, 0x001008570000FFFFU}, |
| 54 | {0x0118U, 0x0000000000000000U}, |
| 55 | {0x0120U, 0x0000000000000000U}, |
| 56 | {0x0128U, 0x0000000000000000U}, |
| 57 | {0x0130U, 0x0000000000000000U}, |
| 58 | {0x0138U, 0x0000000000000000U}, |
| 59 | {0x0140U, 0x0000000000000000U}, |
| 60 | {0x0148U, 0x0000000000000000U}, |
| 61 | {0x0150U, 0x001008520000FFFFU}, |
| 62 | {0x0158U, 0x0000000000000000U}, |
| 63 | {0x0160U, 0x0000000000000000U}, |
| 64 | {0x0168U, 0x0000000000000000U}, |
| 65 | {0x0170U, 0x0000000000000000U}, |
| 66 | {0x0178U, 0x0000000000000000U}, |
| 67 | {0x0180U, 0x0000000000000000U}, |
| 68 | {0x0188U, 0x0000000000000000U}, |
| 69 | {0x0190U, 0x00100CA30000FFFFU}, |
| 70 | {0x0198U, 0x0000000000000000U}, |
| 71 | {0x01A0U, 0x0000000000000000U}, |
| 72 | {0x01A8U, 0x0000000000000000U}, |
| 73 | {0x01B0U, 0x0000000000000000U}, |
| 74 | {0x01B8U, 0x0000000000000000U}, |
| 75 | {0x01C0U, 0x0000000000000000U}, |
| 76 | {0x01C8U, 0x0000000000000000U}, |
| 77 | {0x01D0U, 0x0000000000000000U}, |
| 78 | {0x01D8U, 0x0000000000000000U}, |
| 79 | {0x01E0U, 0x0000000000000000U}, |
| 80 | {0x01E8U, 0x000C04020000FFFFU}, |
| 81 | {0x01F0U, 0x0000000000000000U}, |
| 82 | {0x01F8U, 0x0000000000000000U}, |
| 83 | {0x0200U, 0x0000000000000000U}, |
| 84 | {0x0208U, 0x000C04090000FFFFU}, |
| 85 | {0x0210U, 0x0000000000000000U}, |
| 86 | {0x0218U, 0x0000000000000000U}, |
| 87 | {0x0220U, 0x0000000000000000U}, |
| 88 | {0x0228U, 0x0000000000000000U}, |
| 89 | {0x0230U, 0x0000000000000000U}, |
| 90 | {0x0238U, 0x0000000000000000U}, |
| 91 | {0x0240U, 0x0000000000000000U}, |
| 92 | {0x0248U, 0x0000000000000000U}, |
| 93 | {0x0250U, 0x0000000000000000U}, |
| 94 | {0x0258U, 0x0000000000000000U}, |
| 95 | {0x0260U, 0x0000000000000000U}, |
| 96 | {0x0268U, 0x001410040000FFFFU}, |
| 97 | {0x0270U, 0x001404020000FFFFU}, |
| 98 | {0x0278U, 0x0000000000000000U}, |
| 99 | {0x0280U, 0x0000000000000000U}, |
| 100 | {0x0288U, 0x0000000000000000U}, |
| 101 | {0x0290U, 0x001410040000FFFFU}, |
| 102 | {0x0298U, 0x001404020000FFFFU}, |
| 103 | {0x02A0U, 0x000C04050000FFFFU}, |
| 104 | {0x02A8U, 0x000C04050000FFFFU}, |
| 105 | {0x02B0U, 0x0000000000000000U}, |
| 106 | {0x02B8U, 0x0000000000000000U}, |
| 107 | {0x02C0U, 0x0000000000000000U}, |
| 108 | {0x02C8U, 0x0000000000000000U}, |
| 109 | {0x02D0U, 0x000C04050000FFFFU}, |
| 110 | {0x02D8U, 0x000C04050000FFFFU}, |
| 111 | {0x02E0U, 0x0000000000000000U}, |
| 112 | {0x02E8U, 0x0000000000000000U}, |
| 113 | {0x02F0U, 0x0000000000000000U}, |
| 114 | {0x02F8U, 0x0000000000000000U}, |
| 115 | {0x0300U, 0x0000000000000000U}, |
| 116 | {0x0308U, 0x0000000000000000U}, |
| 117 | {0x0310U, 0x0000000000000000U}, |
| 118 | {0x0318U, 0x0000000000000000U}, |
| 119 | {0x0320U, 0x0000000000000000U}, |
| 120 | {0x0328U, 0x0000000000000000U}, |
| 121 | {0x0330U, 0x0000000000000000U}, |
| 122 | {0x0338U, 0x0000000000000000U}, |
| 123 | {0x0340U, 0x0000000000000000U}, |
| 124 | {0x0348U, 0x0000000000000000U}, |
| 125 | {0x0350U, 0x0000000000000000U}, |
| 126 | {0x0358U, 0x0000000000000000U}, |
| 127 | {0x0360U, 0x0000000000000000U}, |
| 128 | {0x0368U, 0x0000000000000000U}, |
| 129 | {0x0370U, 0x000C04020000FFFFU}, |
| 130 | {0x0378U, 0x000C04020000FFFFU}, |
| 131 | {0x0380U, 0x000C04090000FFFFU}, |
| 132 | {0x0388U, 0x000C04090000FFFFU}, |
| 133 | {0x0390U, 0x0000000000000000U}, |
| 134 | }; |
| 135 | |
| 136 | static const mstat_slot_t mstat_be[] = { |
| 137 | {0x0000U, 0x0000000000000000U}, |
| 138 | {0x0008U, 0x0000000000000000U}, |
| 139 | {0x0010U, 0x0000000000000000U}, |
| 140 | {0x0018U, 0x0000000000000000U}, |
| 141 | {0x0020U, 0x0000000000000000U}, |
| 142 | {0x0028U, 0x0000000000000000U}, |
| 143 | {0x0030U, 0x0000000000000000U}, |
| 144 | {0x0038U, 0x0000000000000000U}, |
| 145 | {0x0040U, 0x0000000000000000U}, |
| 146 | {0x0048U, 0x0000000000000000U}, |
| 147 | {0x0050U, 0x0000000000000000U}, |
| 148 | {0x0058U, 0x0000000000000000U}, |
| 149 | {0x0060U, 0x0000000000000000U}, |
| 150 | {0x0068U, 0x0000000000000000U}, |
| 151 | {0x0070U, 0x0000000000000000U}, |
| 152 | {0x0078U, 0x0000000000000000U}, |
| 153 | {0x0080U, 0x0000000000000000U}, |
| 154 | {0x0088U, 0x0000000000000000U}, |
| 155 | {0x0090U, 0x0000000000000000U}, |
| 156 | {0x0098U, 0x0000000000000000U}, |
| 157 | {0x00A0U, 0x0000000000000000U}, |
| 158 | {0x00A8U, 0x0000000000000000U}, |
| 159 | {0x00B0U, 0x0000000000000000U}, |
| 160 | {0x00B8U, 0x0000000000000000U}, |
| 161 | {0x00C0U, 0x0000000000000000U}, |
| 162 | {0x00C8U, 0x0000000000000000U}, |
| 163 | {0x00D0U, 0x0000000000000000U}, |
| 164 | {0x00D8U, 0x0000000000000000U}, |
| 165 | {0x00E0U, 0x0000000000000000U}, |
| 166 | {0x00E8U, 0x0000000000000000U}, |
| 167 | {0x00F0U, 0x0000000000000000U}, |
| 168 | {0x00F8U, 0x0000000000000000U}, |
| 169 | {0x0100U, 0x0000000000000000U}, |
| 170 | {0x0108U, 0x0000000000000000U}, |
| 171 | {0x0110U, 0x0000000000000000U}, |
| 172 | {0x0118U, 0x0000000000000000U}, |
| 173 | {0x0120U, 0x0000000000000000U}, |
| 174 | {0x0128U, 0x0000000000000000U}, |
| 175 | {0x0130U, 0x0000000000000000U}, |
| 176 | {0x0138U, 0x0000000000000000U}, |
| 177 | {0x0140U, 0x0000000000000000U}, |
| 178 | {0x0148U, 0x0000000000000000U}, |
| 179 | {0x0150U, 0x0000000000000000U}, |
| 180 | {0x0158U, 0x0000000000000000U}, |
| 181 | {0x0160U, 0x0000000000000000U}, |
| 182 | {0x0168U, 0x0000000000000000U}, |
| 183 | {0x0170U, 0x0000000000000000U}, |
| 184 | {0x0178U, 0x0000000000000000U}, |
| 185 | {0x0180U, 0x0000000000000000U}, |
| 186 | {0x0188U, 0x0000000000000000U}, |
| 187 | {0x0190U, 0x0000000000000000U}, |
| 188 | {0x0198U, 0x0000000000000000U}, |
| 189 | {0x01A0U, 0x0000000000000000U}, |
| 190 | {0x01A8U, 0x0000000000000000U}, |
| 191 | {0x01B0U, 0x0000000000000000U}, |
| 192 | {0x01B8U, 0x0000000000000000U}, |
| 193 | {0x01C0U, 0x00110090060FA001U}, |
| 194 | {0x01C8U, 0x00110090060FA001U}, |
| 195 | {0x01D0U, 0x0000000000000000U}, |
| 196 | {0x01D8U, 0x0000000000000000U}, |
| 197 | {0x01E0U, 0x0000000000000000U}, |
| 198 | {0x01E8U, 0x0000000000000000U}, |
| 199 | {0x01F0U, 0x0011001006004401U}, |
| 200 | {0x01F8U, 0x0000000000000000U}, |
| 201 | {0x0200U, 0x0000000000000000U}, |
| 202 | {0x0208U, 0x0000000000000000U}, |
| 203 | {0x0210U, 0x0011001006004401U}, |
| 204 | {0x0218U, 0x0011001006009801U}, |
| 205 | {0x0220U, 0x0011001006009801U}, |
| 206 | {0x0228U, 0x0000000000000000U}, |
| 207 | {0x0230U, 0x0011001006009801U}, |
| 208 | {0x0238U, 0x0011001006009801U}, |
| 209 | {0x0240U, 0x0000000000000000U}, |
| 210 | {0x0248U, 0x0000000000000000U}, |
| 211 | {0x0250U, 0x0000000000000000U}, |
| 212 | {0x0258U, 0x0000000000000000U}, |
| 213 | {0x0260U, 0x0000000000000000U}, |
| 214 | {0x0268U, 0x0000000000000000U}, |
| 215 | {0x0270U, 0x0000000000000000U}, |
| 216 | {0x0278U, 0x0000000000000000U}, |
| 217 | {0x0280U, 0x0000000000000000U}, |
| 218 | {0x0288U, 0x0000000000000000U}, |
| 219 | {0x0290U, 0x0000000000000000U}, |
| 220 | {0x0298U, 0x0000000000000000U}, |
| 221 | {0x02A0U, 0x0000000000000000U}, |
| 222 | {0x02A8U, 0x0000000000000000U}, |
| 223 | {0x02B0U, 0x0000000000000000U}, |
| 224 | {0x02B8U, 0x0011001006003401U}, |
| 225 | {0x02C0U, 0x0000000000000000U}, |
| 226 | {0x02C8U, 0x0000000000000000U}, |
| 227 | {0x02D0U, 0x0000000000000000U}, |
| 228 | {0x02D8U, 0x0000000000000000U}, |
| 229 | {0x02E0U, 0x0000000000000000U}, |
| 230 | {0x02E8U, 0x0011001006003401U}, |
| 231 | {0x02F0U, 0x00110090060FA001U}, |
| 232 | {0x02F8U, 0x00110090060FA001U}, |
| 233 | {0x0300U, 0x0000000000000000U}, |
| 234 | {0x0308U, 0x0000000000000000U}, |
| 235 | {0x0310U, 0x0000000000000000U}, |
| 236 | {0x0318U, 0x0012001006003401U}, |
| 237 | {0x0320U, 0x0000000000000000U}, |
| 238 | {0x0328U, 0x0000000000000000U}, |
| 239 | {0x0330U, 0x0000000000000000U}, |
| 240 | {0x0338U, 0x0000000000000000U}, |
| 241 | {0x0340U, 0x0000000000000000U}, |
| 242 | {0x0348U, 0x0000000000000000U}, |
| 243 | {0x0350U, 0x0000000000000000U}, |
| 244 | {0x0358U, 0x00120090060FA001U}, |
| 245 | {0x0360U, 0x00120090060FA001U}, |
| 246 | {0x0368U, 0x0012001006003401U}, |
| 247 | {0x0370U, 0x0000000000000000U}, |
| 248 | {0x0378U, 0x0000000000000000U}, |
| 249 | {0x0380U, 0x0000000000000000U}, |
| 250 | {0x0388U, 0x0000000000000000U}, |
| 251 | {0x0390U, 0x0012001006003401U}, |
| 252 | }; |
| 253 | #endif |
| 254 | |
| 255 | static void dbsc_setting(void) |
| 256 | { |
| 257 | uint32_t md=0; |
| 258 | |
| 259 | /* BUFCAM settings */ |
| 260 | //DBSC_DBCAM0CNF0 not set |
| 261 | io_write_32(DBSC_DBCAM0CNF1, 0x00043218); //dbcam0cnf1 |
| 262 | io_write_32(DBSC_DBCAM0CNF2, 0x000000F4); //dbcam0cnf2 |
| 263 | io_write_32(DBSC_DBSCHCNT0, 0x000F0037); //dbschcnt0 |
| 264 | //DBSC_DBSCHCNT1 not set |
| 265 | io_write_32(DBSC_DBSCHSZ0, 0x00000001); //dbschsz0 |
| 266 | io_write_32(DBSC_DBSCHRW0, 0x22421111); //dbschrw0 |
| 267 | |
| 268 | md = (*((volatile uint32_t*)RST_MODEMR) & 0x00080000) >> 19; |
| 269 | |
| 270 | switch (md) { |
| 271 | case 0x0: //MD19=0 : DDR3L-1600, 4GByte(1GByte x4) |
| 272 | /* DDR1600 */ |
| 273 | io_write_32(DBSC_SCFCTST2, 0x012F1123); |
| 274 | break; |
| 275 | default: //MD19=1 : DDR3L-1856, 4GByte(1GByte x4) |
| 276 | /* DDR1856 */ |
| 277 | io_write_32(DBSC_SCFCTST2, 0x012F1123); |
| 278 | break; |
| 279 | } |
| 280 | |
| 281 | /* QoS Settings */ |
Marek Vasut | 9bd39e8 | 2019-06-14 00:42:59 +0200 | [diff] [blame^] | 282 | io_write_32(DBSC_DBSCHQOS00, 0x00000F00); |
| 283 | io_write_32(DBSC_DBSCHQOS01, 0x00000B00); |
| 284 | io_write_32(DBSC_DBSCHQOS02, 0x00000000); |
| 285 | io_write_32(DBSC_DBSCHQOS03, 0x00000000); |
| 286 | //DBSC_DBSCHQOS10 not set |
| 287 | //DBSC_DBSCHQOS11 not set |
| 288 | //DBSC_DBSCHQOS12 not set |
| 289 | //DBSC_DBSCHQOS13 not set |
| 290 | //DBSC_DBSCHQOS20 not set |
| 291 | //DBSC_DBSCHQOS21 not set |
| 292 | //DBSC_DBSCHQOS22 not set |
| 293 | //DBSC_DBSCHQOS23 not set |
| 294 | //DBSC_DBSCHQOS30 not set |
| 295 | //DBSC_DBSCHQOS31 not set |
| 296 | //DBSC_DBSCHQOS32 not set |
| 297 | //DBSC_DBSCHQOS33 not set |
| 298 | io_write_32(DBSC_DBSCHQOS40, 0x00000300); |
| 299 | io_write_32(DBSC_DBSCHQOS41, 0x000002F0); |
| 300 | io_write_32(DBSC_DBSCHQOS42, 0x00000200); |
| 301 | io_write_32(DBSC_DBSCHQOS43, 0x00000100); |
| 302 | //DBSC_DBSCHQOS50 not set |
| 303 | //DBSC_DBSCHQOS51 not set |
| 304 | //DBSC_DBSCHQOS52 not set |
| 305 | //DBSC_DBSCHQOS53 not set |
| 306 | //DBSC_DBSCHQOS60 not set |
| 307 | //DBSC_DBSCHQOS61 not set |
| 308 | //DBSC_DBSCHQOS62 not set |
| 309 | //DBSC_DBSCHQOS63 not set |
| 310 | //DBSC_DBSCHQOS70 not set |
| 311 | //DBSC_DBSCHQOS71 not set |
| 312 | //DBSC_DBSCHQOS72 not set |
| 313 | //DBSC_DBSCHQOS73 not set |
| 314 | //DBSC_DBSCHQOS80 not set |
| 315 | //DBSC_DBSCHQOS81 not set |
| 316 | //DBSC_DBSCHQOS82 not set |
| 317 | //DBSC_DBSCHQOS83 not set |
| 318 | io_write_32(DBSC_DBSCHQOS90, 0x00000300); |
| 319 | io_write_32(DBSC_DBSCHQOS91, 0x000002F0); |
| 320 | io_write_32(DBSC_DBSCHQOS92, 0x00000200); |
| 321 | io_write_32(DBSC_DBSCHQOS93, 0x00000100); |
| 322 | //DBSC_DBSCHQOS100 not set |
| 323 | //DBSC_DBSCHQOS101 not set |
| 324 | //DBSC_DBSCHQOS102 not set |
| 325 | //DBSC_DBSCHQOS103 not set |
| 326 | //DBSC_DBSCHQOS110 not set |
| 327 | //DBSC_DBSCHQOS111 not set |
| 328 | //DBSC_DBSCHQOS112 not set |
| 329 | //DBSC_DBSCHQOS113 not set |
| 330 | //DBSC_DBSCHQOS120 not set |
| 331 | //DBSC_DBSCHQOS121 not set |
| 332 | //DBSC_DBSCHQOS122 not set |
| 333 | //DBSC_DBSCHQOS123 not set |
| 334 | io_write_32(DBSC_DBSCHQOS130, 0x00000100); |
| 335 | io_write_32(DBSC_DBSCHQOS131, 0x000000F0); |
| 336 | io_write_32(DBSC_DBSCHQOS132, 0x000000A0); |
| 337 | io_write_32(DBSC_DBSCHQOS133, 0x00000040); |
| 338 | io_write_32(DBSC_DBSCHQOS140, 0x000000C0); |
| 339 | io_write_32(DBSC_DBSCHQOS141, 0x000000B0); |
| 340 | io_write_32(DBSC_DBSCHQOS142, 0x00000080); |
| 341 | io_write_32(DBSC_DBSCHQOS143, 0x00000040); |
| 342 | io_write_32(DBSC_DBSCHQOS150, 0x00000040); |
| 343 | io_write_32(DBSC_DBSCHQOS151, 0x00000030); |
| 344 | io_write_32(DBSC_DBSCHQOS152, 0x00000020); |
| 345 | io_write_32(DBSC_DBSCHQOS153, 0x00000010); |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 346 | } |
| 347 | |
| 348 | void qos_init_d3(void) |
| 349 | { |
| 350 | io_write_32(DBSC_DBSYSCNT0, 0x00001234); |
| 351 | |
| 352 | dbsc_setting(); |
| 353 | |
| 354 | /* DRAM Split Address mapping */ |
| 355 | #if RCAR_DRAM_SPLIT == RCAR_DRAM_SPLIT_4CH |
| 356 | ERROR("DRAM Split 4ch not supported.(D3)"); |
| 357 | panic(); |
| 358 | #elif RCAR_DRAM_SPLIT == RCAR_DRAM_SPLIT_2CH |
| 359 | ERROR("DRAM Split 2ch not supported.(D3)"); |
| 360 | panic(); |
| 361 | #elif RCAR_DRAM_SPLIT == RCAR_DRAM_SPLIT_AUTO |
| 362 | ERROR("DRAM Split Auto not supported.(D3)"); |
| 363 | panic(); |
| 364 | #elif RCAR_DRAM_SPLIT == RCAR_DRAM_SPLIT_LINEAR |
| 365 | /* NOTICE("BL2: DRAM Split is OFF\n"); */ |
| 366 | /* Split setting(DDR 1ch) */ |
| 367 | io_write_32(AXI_ADSPLCR0, 0x00000000U); |
| 368 | io_write_32(AXI_ADSPLCR3, 0x00000000U); |
| 369 | #else |
| 370 | ERROR("DRAM split is an invalid value.(D3)"); |
| 371 | panic(); |
| 372 | #endif |
| 373 | |
| 374 | #if !(RCAR_QOS_TYPE == RCAR_QOS_NONE) |
| 375 | #if RCAR_QOS_TYPE == RCAR_QOS_TYPE_DEFAULT |
| 376 | NOTICE("BL2: QoS is default setting(%s)\n", RCAR_QOS_VERSION); |
| 377 | #endif |
| 378 | |
| 379 | /* Resource Alloc setting */ |
Marek Vasut | 9bd39e8 | 2019-06-14 00:42:59 +0200 | [diff] [blame^] | 380 | io_write_32(QOSCTRL_RAS, 0x00000020U); |
| 381 | io_write_32(QOSCTRL_FIXTH, 0x000F0005U); |
| 382 | io_write_32(QOSCTRL_RAEN, 0x00000001U); |
| 383 | io_write_32(QOSCTRL_REGGD, 0x00000000U); |
| 384 | io_write_64(QOSCTRL_DANN, 0x0404020002020201U); |
| 385 | io_write_32(QOSCTRL_DANT, 0x00100804U); |
| 386 | io_write_32(QOSCTRL_EC, 0x00000000U); |
| 387 | io_write_64(QOSCTRL_EMS, 0x0000000000000000U); |
| 388 | io_write_32(QOSCTRL_FSS, 0x0000000AU); |
| 389 | io_write_32(QOSCTRL_INSFC, 0xC7840001U); |
| 390 | io_write_32(QOSCTRL_BERR, 0x00000000U); |
| 391 | io_write_32(QOSCTRL_EARLYR, 0x00000000U); |
| 392 | io_write_32(QOSCTRL_RACNT0, 0x00010003U); |
| 393 | io_write_32(QOSCTRL_STATGEN0, 0x00000000U); |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 394 | |
| 395 | /* GPU setting */ |
| 396 | io_write_32(0xFD812030U, 0x00000000U); |
| 397 | |
Marek Vasut | 9bd39e8 | 2019-06-14 00:42:59 +0200 | [diff] [blame^] | 398 | /* QOSBW setting */ |
| 399 | io_write_32(QOSCTRL_SL_INIT, 0x030500ACU); |
| 400 | io_write_32(QOSCTRL_REF_ARS, 0x00780000U); |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 401 | |
Marek Vasut | 9bd39e8 | 2019-06-14 00:42:59 +0200 | [diff] [blame^] | 402 | /* QOSBW SRAM setting */ |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 403 | { |
| 404 | uint32_t i; |
| 405 | |
| 406 | for (i = 0U; i < ARRAY_SIZE(mstat_fix); i++) { |
Marek Vasut | 9bd39e8 | 2019-06-14 00:42:59 +0200 | [diff] [blame^] | 407 | io_write_64(QOSBW_FIX_QOS_BANK0 + mstat_fix[i].addr, |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 408 | mstat_fix[i].value); |
Marek Vasut | 9bd39e8 | 2019-06-14 00:42:59 +0200 | [diff] [blame^] | 409 | io_write_64(QOSBW_FIX_QOS_BANK1 + mstat_fix[i].addr, |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 410 | mstat_fix[i].value); |
| 411 | } |
| 412 | for (i = 0U; i < ARRAY_SIZE(mstat_be); i++) { |
Marek Vasut | 9bd39e8 | 2019-06-14 00:42:59 +0200 | [diff] [blame^] | 413 | io_write_64(QOSBW_BE_QOS_BANK0 + mstat_be[i].addr, |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 414 | mstat_be[i].value); |
Marek Vasut | 9bd39e8 | 2019-06-14 00:42:59 +0200 | [diff] [blame^] | 415 | io_write_64(QOSBW_BE_QOS_BANK1 + mstat_be[i].addr, |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 416 | mstat_be[i].value); |
| 417 | } |
| 418 | } |
| 419 | |
| 420 | /* 3DG bus Leaf setting */ |
| 421 | io_write_32(0xFD820808U, 0x00001234U); |
| 422 | io_write_32(0xFD820800U, 0x00000000U); |
| 423 | io_write_32(0xFD821800U, 0x00000000U); |
| 424 | io_write_32(0xFD822800U, 0x00000000U); |
| 425 | io_write_32(0xFD823800U, 0x00000000U); |
| 426 | |
| 427 | /* RT bus Leaf setting */ |
| 428 | io_write_32(0xF1300800U, 0x00000003U); |
| 429 | io_write_32(0xF1340800U, 0x00000003U); |
| 430 | io_write_32(0xFFC50800U, 0x00000000U); |
| 431 | io_write_32(0xFFC51800U, 0x00000000U); |
| 432 | |
| 433 | /* Resource Alloc start */ |
Marek Vasut | 9bd39e8 | 2019-06-14 00:42:59 +0200 | [diff] [blame^] | 434 | io_write_32(QOSCTRL_RAEN, 0x00000001U); |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 435 | |
Marek Vasut | 9bd39e8 | 2019-06-14 00:42:59 +0200 | [diff] [blame^] | 436 | /* QOSBW start */ |
| 437 | io_write_32(QOSCTRL_STATQC, 0x00000001U); |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 438 | #else |
| 439 | NOTICE("BL2: QoS is None\n"); |
| 440 | |
| 441 | /* Resource Alloc setting */ |
Marek Vasut | 9bd39e8 | 2019-06-14 00:42:59 +0200 | [diff] [blame^] | 442 | io_write_32(QOSCTRL_EC, 0x00000000U); |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 443 | /* Resource Alloc start */ |
Marek Vasut | 9bd39e8 | 2019-06-14 00:42:59 +0200 | [diff] [blame^] | 444 | io_write_32(QOSCTRL_RAEN, 0x00000001U); |
Marek Vasut | 6f39e3c | 2018-06-14 06:26:45 +0200 | [diff] [blame] | 445 | #endif /* !(RCAR_QOS_TYPE == RCAR_QOS_NONE) */ |
| 446 | io_write_32(DBSC_DBSYSCNT0, 0x00000000); |
| 447 | } |