blob: 819abcd18b6e1ac92e152d1f7abb0398852cf0d5 [file] [log] [blame]
Jeenu Viswambharan615ff392016-10-24 14:31:51 +01001#
Antonio Nino Diazcbccdbf2019-01-21 11:53:29 +00002# Copyright (c) 2016-2019, ARM Limited and Contributors. All rights reserved.
Jeenu Viswambharan615ff392016-10-24 14:31:51 +01003#
dp-armfa3cf0b2017-05-03 09:38:09 +01004# SPDX-License-Identifier: BSD-3-Clause
Jeenu Viswambharan615ff392016-10-24 14:31:51 +01005#
6
7# Default, static values for build variables, listed in alphabetic order.
8# Dependencies between build options, if any, are handled in the top-level
9# Makefile, after this file is included. This ensures that the former is better
10# poised to handle dependencies, as all build variables would have a default
11# value by then.
12
Antonio Nino Diaz80914a82018-08-08 16:28:43 +010013# Use T32 by default
14AARCH32_INSTRUCTION_SET := T32
15
Jeenu Viswambharan615ff392016-10-24 14:31:51 +010016# The AArch32 Secure Payload to be built as BL32 image
17AARCH32_SP := none
18
19# The Target build architecture. Supported values are: aarch64, aarch32.
20ARCH := aarch64
21
Jeenu Viswambharanfca76802017-01-16 16:52:35 +000022# ARM Architecture major and minor versions: 8.0 by default.
23ARM_ARCH_MAJOR := 8
24ARM_ARCH_MINOR := 0
25
Jeenu Viswambharan615ff392016-10-24 14:31:51 +010026# Base commit to perform code check on
27BASE_COMMIT := origin/master
28
Roberto Vargase0e99462017-10-30 14:43:43 +000029# Execute BL2 at EL3
30BL2_AT_EL3 := 0
31
Jiafei Pan43a7bf42018-03-21 07:20:09 +000032# BL2 image is stored in XIP memory, for now, this option is only supported
33# when BL2_AT_EL3 is 1.
34BL2_IN_XIP_MEM := 0
35
Jeenu Viswambharan615ff392016-10-24 14:31:51 +010036# By default, consider that the platform may release several CPUs out of reset.
37# The platform Makefile is free to override this value.
38COLD_BOOT_SINGLE_CPU := 0
39
Julius Wernerb624ae02017-06-09 15:17:15 -070040# Flag to compile in coreboot support code. Exclude by default. The coreboot
41# Makefile system will set this when compiling TF as part of a coreboot image.
42COREBOOT := 0
43
Jeenu Viswambharan615ff392016-10-24 14:31:51 +010044# For Chain of Trust
45CREATE_KEYS := 1
46
47# Build flag to include AArch32 registers in cpu context save and restore during
48# world switch. This flag must be set to 0 for AArch64-only platforms.
49CTX_INCLUDE_AARCH32_REGS := 1
50
51# Include FP registers in cpu context
52CTX_INCLUDE_FPREGS := 0
53
Antonio Nino Diaz594811b2019-01-31 11:58:00 +000054# Include pointer authentication (ARMv8.3-PAuth) registers in cpu context. This
55# must be set to 1 if the platform wants to use this feature in the Secure
56# world. It is not needed to use it in the Non-secure world.
57CTX_INCLUDE_PAUTH_REGS := 0
58
Jeenu Viswambharan615ff392016-10-24 14:31:51 +010059# Debug build
60DEBUG := 0
61
62# Build platform
63DEFAULT_PLAT := fvp
64
Soby Mathew9fe88042018-03-26 12:43:37 +010065# Enable capability to disable authentication dynamically. Only meant for
66# development platforms.
67DYN_DISABLE_AUTH := 0
68
Jeenu Viswambharan2da918c2018-07-31 16:13:33 +010069# Build option to enable MPAM for lower ELs
70ENABLE_MPAM_FOR_LOWER_ELS := 0
71
Soby Mathew078f1a42018-08-28 11:13:55 +010072# Flag to Enable Position Independant support (PIE)
73ENABLE_PIE := 0
74
Jeenu Viswambharan615ff392016-10-24 14:31:51 +010075# Flag to enable Performance Measurement Framework
76ENABLE_PMF := 0
77
78# Flag to enable PSCI STATs functionality
79ENABLE_PSCI_STAT := 0
80
81# Flag to enable runtime instrumentation using PMF
82ENABLE_RUNTIME_INSTRUMENTATION := 0
83
Douglas Raillard306593d2017-02-24 18:14:15 +000084# Flag to enable stack corruption protection
85ENABLE_STACK_PROTECTOR := 0
86
Jeenu Viswambharan10a67272017-09-22 08:32:10 +010087# Flag to enable exception handling in EL3
88EL3_EXCEPTION_HANDLING := 0
89
Antonio Nino Diaz25cda672019-02-19 11:53:51 +000090# Flag to enable Pointer Authentication
91ENABLE_PAUTH := 0
92
Jeenu Viswambharan615ff392016-10-24 14:31:51 +010093# Build flag to treat usage of deprecated platform and framework APIs as error.
94ERROR_DEPRECATED := 0
95
Jeenu Viswambharanf00da742017-12-08 12:13:51 +000096# Fault injection support
97FAULT_INJECTION_SUPPORT := 0
98
Masahiro Yamada4d87eb42016-12-25 13:52:22 +090099# Byte alignment that each component in FIP is aligned to
100FIP_ALIGN := 0
101
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100102# Default FIP file name
103FIP_NAME := fip.bin
104
105# Default FWU_FIP file name
106FWU_FIP_NAME := fwu_fip.bin
107
108# For Chain of Trust
109GENERATE_COT := 0
110
Jeenu Viswambharanc06f05c2017-09-22 08:32:09 +0100111# Hint platform interrupt control layer that Group 0 interrupts are for EL3. By
112# default, they are for Secure EL1.
113GICV2_G0_FOR_EL3 := 0
114
Jeenu Viswambharan96c7df02017-11-30 12:54:15 +0000115# Route External Aborts to EL3. Disabled by default; External Aborts are handled
116# by lower ELs.
117HANDLE_EA_EL3_FIRST := 0
118
Jeenu Viswambharana10d64e2017-01-04 13:51:42 +0000119# Whether system coherency is managed in hardware, without explicit software
120# operations.
121HW_ASSISTED_COHERENCY := 0
122
Soby Mathew13b16052017-08-31 11:49:32 +0100123# Set the default algorithm for the generation of Trusted Board Boot keys
124KEY_ALG := rsa
125
Dan Handley6fa89a22018-02-27 16:03:58 +0000126# Enable use of the console API allowing multiple consoles to be registered
127# at the same time.
128MULTI_CONSOLE_API := 0
Julius Werner94f89072017-07-31 18:15:11 -0700129
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100130# NS timer register save and restore
131NS_TIMER_SWITCH := 0
132
Varun Wadekar3f9002c2019-01-31 09:22:30 -0800133# Include lib/libc in the final image
134OVERRIDE_LIBC := 0
135
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100136# Build PL011 UART driver in minimal generic UART mode
137PL011_GENERIC_UART := 0
138
139# By default, consider that the platform's reset address is not programmable.
140# The platform Makefile is free to override this value.
141PROGRAMMABLE_RESET_ADDRESS := 0
142
143# Flag used to choose the power state format viz Extended State-ID or the
144# Original format.
145PSCI_EXTENDED_STATE_ID := 0
146
Jeenu Viswambharan9a7ce2f2018-04-04 16:07:11 +0100147# Enable RAS support
148RAS_EXTENSION := 0
149
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100150# By default, BL1 acts as the reset handler, not BL31
151RESET_TO_BL31 := 0
152
153# For Chain of Trust
154SAVE_KEYS := 0
155
Jeenu Viswambharan04e3a7f2017-10-16 08:43:14 +0100156# Software Delegated Exception support
157SDEI_SUPPORT := 0
158
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100159# Whether code and read-only data should be put on separate memory pages. The
160# platform Makefile is free to override this value.
161SEPARATE_CODE_AND_RODATA := 0
162
Daniel Boulby468f0d72018-09-18 11:45:51 +0100163# If the BL31 image initialisation code is recalimed after use for the secondary
164# cores stack
165RECLAIM_INIT_CODE := 0
166
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100167# SPD choice
168SPD := none
169
Antonio Nino Diazc41f2062017-10-24 10:07:35 +0100170# For including the Secure Partition Manager
171ENABLE_SPM := 0
172
Antonio Nino Diazcbccdbf2019-01-21 11:53:29 +0000173# Use the SPM based on MM
174SPM_MM := 1
Antonio Nino Diaz8cd7ea32018-10-30 11:08:08 +0000175
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100176# Flag to introduce an infinite loop in BL1 just before it exits into the next
177# image. This is meant to help debugging the post-BL2 phase.
178SPIN_ON_BL1_EXIT := 0
179
180# Flags to build TF with Trusted Boot support
181TRUSTED_BOARD_BOOT := 0
182
Antonio Nino Diazd8d734c2018-09-25 09:41:08 +0100183# Build option to choose whether Trusted Firmware uses Coherent memory or not.
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100184USE_COHERENT_MEM := 1
185
Antonio Nino Diazd8d734c2018-09-25 09:41:08 +0100186# Build option to choose whether Trusted Firmware uses library at ROM
187USE_ROMLIB := 0
Roberto Vargase92111a2018-05-22 16:05:42 +0100188
Masahiro Yamadaa27c1662017-05-22 12:11:24 +0900189# Use tbbr_oid.h instead of platform_oid.h
Antonio Nino Diazd8d734c2018-09-25 09:41:08 +0100190USE_TBBR_DEFS := 1
Masahiro Yamadaa27c1662017-05-22 12:11:24 +0900191
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100192# Build verbosity
193V := 0
Soby Mathew043fe9c2017-04-10 22:35:42 +0100194
195# Whether to enable D-Cache early during warm boot. This is usually
196# applicable for platforms wherein interconnect programming is not
197# required to enable cache coherency after warm reset (eg: single cluster
198# platforms).
199WARMBOOT_ENABLE_DCACHE_EARLY := 0
dp-armee3457b2017-05-23 09:32:49 +0100200
Dimitris Papastamos9da09cd2017-10-13 15:07:45 +0100201# Build option to enable/disable the Statistical Profiling Extensions
dp-armee3457b2017-05-23 09:32:49 +0100202ENABLE_SPE_FOR_LOWER_ELS := 1
203
Dimitris Papastamos9da09cd2017-10-13 15:07:45 +0100204# SPE is only supported on AArch64 so disable it on AArch32.
dp-armee3457b2017-05-23 09:32:49 +0100205ifeq (${ARCH},aarch32)
206 override ENABLE_SPE_FOR_LOWER_ELS := 0
dp-armee3457b2017-05-23 09:32:49 +0100207endif
Dimitris Papastamosfcedb692017-10-16 11:40:10 +0100208
209ENABLE_AMU := 0
David Cunadoce88eee2017-10-20 11:30:57 +0100210
211# By default, enable Scalable Vector Extension if implemented for Non-secure
212# lower ELs
213# Note SVE is only supported on AArch64 - therefore do not enable in AArch32
214ifneq (${ARCH},aarch32)
215 ENABLE_SVE_FOR_NS := 1
216else
217 override ENABLE_SVE_FOR_NS := 0
218endif