blob: 0eec98996efb3ec5e1049a1a207f0dd6c32b510b [file] [log] [blame]
Achin Gupta4f6ad662013-10-25 09:08:21 +01001/*
Dan Handleye83b0ca2014-01-14 18:17:09 +00002 * Copyright (c) 2013-2014, ARM Limited and Contributors. All rights reserved.
Achin Gupta4f6ad662013-10-25 09:08:21 +01003 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
9 *
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
13 *
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
29 */
30
31#ifndef __BL_COMMON_H__
32#define __BL_COMMON_H__
33
Vikram Kanigirida567432014-04-15 18:08:08 +010034#define SECURE 0x0
35#define NON_SECURE 0x1
Juan Castillof558cac2014-06-05 09:45:36 +010036#define sec_state_is_valid(s) (((s) == SECURE) || ((s) == NON_SECURE))
Achin Gupta4f6ad662013-10-25 09:08:21 +010037
38#define UP 1
39#define DOWN 0
40
41/*******************************************************************************
Sandrine Bailleux467d0572014-06-24 14:02:34 +010042 * Constants to identify the location of a memory region in a given memory
43 * layout.
44******************************************************************************/
45#define TOP 0x1
46#define BOTTOM !TOP
Achin Gupta4f6ad662013-10-25 09:08:21 +010047
Sandrine Bailleuxba6980a2013-12-02 15:41:25 +000048/******************************************************************************
Sandrine Bailleuxba6980a2013-12-02 15:41:25 +000049 * Corresponds to the function ID of the only SMC that the BL1 exception
50 * handlers service. That's why the chosen value is the first function ID of
51 * the ARM SMC64 range.
52 *****************************************************************************/
53#define RUN_IMAGE 0xC0000000
54
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +010055/*******************************************************************************
56 * Constants that allow assembler code to access members of and the
Vikram Kanigirida567432014-04-15 18:08:08 +010057 * 'entry_point_info' structure at their correct offsets.
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +010058 ******************************************************************************/
Vikram Kanigirida567432014-04-15 18:08:08 +010059#define ENTRY_POINT_INFO_PC_OFFSET 0x08
60#define ENTRY_POINT_INFO_ARGS_OFFSET 0x18
Sandrine Bailleuxba6980a2013-12-02 15:41:25 +000061
Andrew Thoelke4e126072014-06-04 21:10:52 +010062#define PARAM_EP_SECURITY_MASK 0x1
Vikram Kanigirida567432014-04-15 18:08:08 +010063#define GET_SECURITY_STATE(x) (x & PARAM_EP_SECURITY_MASK)
64#define SET_SECURITY_STATE(x, security) \
65 ((x) = ((x) & ~PARAM_EP_SECURITY_MASK) | (security))
66
Andrew Thoelke4e126072014-06-04 21:10:52 +010067#define EP_EE_MASK 0x2
68#define EP_EE_LITTLE 0x0
69#define EP_EE_BIG 0x2
70#define EP_GET_EE(x) (x & EP_EE_MASK)
71#define EP_SET_EE(x, ee) ((x) = ((x) & ~EP_EE_MASK) | (ee))
72
73#define EP_ST_MASK 0x4
74#define EP_ST_DISABLE 0x0
75#define EP_ST_ENABLE 0x4
76#define EP_GET_ST(x) (x & EP_ST_MASK)
77#define EP_SET_ST(x, ee) ((x) = ((x) & ~EP_ST_MASK) | (ee))
78
Vikram Kanigirida567432014-04-15 18:08:08 +010079#define PARAM_EP 0x01
80#define PARAM_IMAGE_BINARY 0x02
81#define PARAM_BL31 0x03
Dan Handley2bd4ef22014-04-09 13:14:54 +010082
Vikram Kanigirida567432014-04-15 18:08:08 +010083#define VERSION_1 0x01
84
85#define SET_PARAM_HEAD(_p, _type, _ver, _attr) do { \
86 (_p)->h.type = (uint8_t)(_type); \
87 (_p)->h.version = (uint8_t)(_ver); \
88 (_p)->h.size = (uint16_t)sizeof(*_p); \
89 (_p)->h.attr = (uint32_t)(_attr) ; \
90 } while (0)
91
92#ifndef __ASSEMBLY__
Dan Handley2bd4ef22014-04-09 13:14:54 +010093#include <cdefs.h> /* For __dead2 */
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +010094#include <cassert.h>
Vikram Kanigirida567432014-04-15 18:08:08 +010095#include <stdint.h>
Sandrine Bailleux467d0572014-06-24 14:02:34 +010096#include <stddef.h>
Achin Guptae4d084e2014-02-19 17:18:23 +000097
Vikram Kanigiri725b1332015-03-04 10:34:27 +000098#define ARRAY_SIZE(a) (sizeof(a) / sizeof((a)[0]))
99
Dan Handleyf05c1b52015-04-27 11:49:22 +0100100/*
101 * Declarations of linker defined symbols to help determine memory layout of
102 * BL images
103 */
104extern unsigned long __RO_START__;
105extern unsigned long __RO_END__;
106#if IMAGE_BL2
107extern unsigned long __BL2_END__;
108#elif IMAGE_BL31
109extern unsigned long __BL31_END__;
110#elif IMAGE_BL32
111extern unsigned long __BL32_END__;
112#endif /* IMAGE_BLX */
113
114#if USE_COHERENT_MEM
115extern unsigned long __COHERENT_RAM_START__;
116extern unsigned long __COHERENT_RAM_END__;
117#endif
118
119
Achin Gupta4f6ad662013-10-25 09:08:21 +0100120/*******************************************************************************
121 * Structure used for telling the next BL how much of a particular type of
122 * memory is available for its use and how much is already used.
123 ******************************************************************************/
Dan Handleye2712bc2014-04-10 15:37:22 +0100124typedef struct meminfo {
Sandrine Bailleux467d0572014-06-24 14:02:34 +0100125 uint64_t total_base;
126 size_t total_size;
127 uint64_t free_base;
128 size_t free_size;
Dan Handleye2712bc2014-04-10 15:37:22 +0100129} meminfo_t;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100130
Dan Handleye2712bc2014-04-10 15:37:22 +0100131typedef struct aapcs64_params {
Achin Gupta4f6ad662013-10-25 09:08:21 +0100132 unsigned long arg0;
133 unsigned long arg1;
134 unsigned long arg2;
135 unsigned long arg3;
136 unsigned long arg4;
137 unsigned long arg5;
138 unsigned long arg6;
139 unsigned long arg7;
Dan Handleye2712bc2014-04-10 15:37:22 +0100140} aapcs64_params_t;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100141
Vikram Kanigirida567432014-04-15 18:08:08 +0100142/***************************************************************************
143 * This structure provides version information and the size of the
144 * structure, attributes for the structure it represents
145 ***************************************************************************/
146typedef struct param_header {
147 uint8_t type; /* type of the structure */
148 uint8_t version; /* version of this structure */
149 uint16_t size; /* size of this structure in bytes */
150 uint32_t attr; /* attributes: unused bits SBZ */
151} param_header_t;
152
153/*****************************************************************************
154 * This structure represents the superset of information needed while
155 * switching exception levels. The only two mechanisms to do so are
156 * ERET & SMC. Security state is indicated using bit zero of header
157 * attribute
158 * NOTE: BL1 expects entrypoint followed by spsr while processing
159 * SMC to jump to BL31 from the start of entry_point_info
160 *****************************************************************************/
161typedef struct entry_point_info {
162 param_header_t h;
163 uintptr_t pc;
164 uint32_t spsr;
Dan Handleye2712bc2014-04-10 15:37:22 +0100165 aapcs64_params_t args;
Vikram Kanigirida567432014-04-15 18:08:08 +0100166} entry_point_info_t;
167
168/*****************************************************************************
169 * Image info binary provides information from the image loader that
170 * can be used by the firmware to manage available trusted RAM.
171 * More advanced firmware image formats can provide additional
172 * information that enables optimization or greater flexibility in the
173 * common firmware code
174 *****************************************************************************/
175typedef struct image_info {
176 param_header_t h;
177 uintptr_t image_base; /* physical address of base of image */
178 uint32_t image_size; /* bytes read from image file */
179} image_info_t;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100180
181/*******************************************************************************
Achin Guptae4d084e2014-02-19 17:18:23 +0000182 * This structure represents the superset of information that can be passed to
183 * BL31 e.g. while passing control to it from BL2. The BL32 parameters will be
Vikram Kanigirida567432014-04-15 18:08:08 +0100184 * populated only if BL2 detects its presence. A pointer to a structure of this
Sandrine Bailleuxacde8b02015-05-19 11:54:45 +0100185 * type should be passed in X0 to BL3-1's cold boot entrypoint.
Vikram Kanigirida567432014-04-15 18:08:08 +0100186 *
Sandrine Bailleuxacde8b02015-05-19 11:54:45 +0100187 * Use of this structure and the X0 parameter is not mandatory: the BL3-1
Vikram Kanigirida567432014-04-15 18:08:08 +0100188 * platform code can use other mechanisms to provide the necessary information
189 * about BL3-2 and BL3-3 to the common and SPD code.
190 *
191 * BL3-1 image information is mandatory if this structure is used. If either of
192 * the optional BL3-2 and BL3-3 image information is not provided, this is
193 * indicated by the respective image_info pointers being zero.
Achin Guptae4d084e2014-02-19 17:18:23 +0000194 ******************************************************************************/
Vikram Kanigirida567432014-04-15 18:08:08 +0100195typedef struct bl31_params {
196 param_header_t h;
197 image_info_t *bl31_image_info;
198 entry_point_info_t *bl32_ep_info;
199 image_info_t *bl32_image_info;
200 entry_point_info_t *bl33_ep_info;
201 image_info_t *bl33_image_info;
202} bl31_params_t;
203
204
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +0100205/*
Vikram Kanigirida567432014-04-15 18:08:08 +0100206 * Compile time assertions related to the 'entry_point_info' structure to
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +0100207 * ensure that the assembler and the compiler view of the offsets of
208 * the structure members is the same.
209 */
Vikram Kanigirida567432014-04-15 18:08:08 +0100210CASSERT(ENTRY_POINT_INFO_PC_OFFSET ==
211 __builtin_offsetof(entry_point_info_t, pc), \
212 assert_BL31_pc_offset_mismatch);
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +0100213
Vikram Kanigirida567432014-04-15 18:08:08 +0100214CASSERT(ENTRY_POINT_INFO_ARGS_OFFSET == \
215 __builtin_offsetof(entry_point_info_t, args), \
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +0100216 assert_BL31_args_offset_mismatch);
217
Vikram Kanigirida567432014-04-15 18:08:08 +0100218CASSERT(sizeof(unsigned long) ==
219 __builtin_offsetof(entry_point_info_t, spsr) - \
220 __builtin_offsetof(entry_point_info_t, pc), \
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +0100221 assert_entrypoint_and_spsr_should_be_adjacent);
222
Achin Guptae4d084e2014-02-19 17:18:23 +0000223/*******************************************************************************
Achin Gupta4f6ad662013-10-25 09:08:21 +0100224 * Function & variable prototypes
225 ******************************************************************************/
Dan Handleya17fefa2014-05-14 12:38:32 +0100226unsigned long page_align(unsigned long, unsigned);
Juan Castillo3a66aca2015-04-13 17:36:19 +0100227unsigned long image_size(unsigned int image_id);
Sandrine Bailleux467d0572014-06-24 14:02:34 +0100228int load_image(meminfo_t *mem_layout,
Juan Castillo3a66aca2015-04-13 17:36:19 +0100229 unsigned int image_id,
Juan Castilloa08a5e72015-05-19 11:54:12 +0100230 uintptr_t image_base,
Sandrine Bailleux467d0572014-06-24 14:02:34 +0100231 image_info_t *image_data,
232 entry_point_info_t *entry_point_info);
Juan Castilloa08a5e72015-05-19 11:54:12 +0100233int load_auth_image(meminfo_t *mem_layout,
234 unsigned int image_name,
235 uintptr_t image_base,
236 image_info_t *image_data,
237 entry_point_info_t *entry_point_info);
Jon Medhurstecf0a712014-02-17 12:18:24 +0000238extern const char build_message[];
Juan Castillo04be3a52014-06-30 11:41:46 +0100239extern const char version_string[];
Achin Gupta4f6ad662013-10-25 09:08:21 +0100240
Sandrine Bailleux467d0572014-06-24 14:02:34 +0100241void reserve_mem(uint64_t *free_base, size_t *free_size,
242 uint64_t addr, size_t size);
243
Sandrine Bailleuxb2e224c2015-09-28 17:03:06 +0100244void print_entry_point_info(const entry_point_info_t *ep_info);
245
Achin Gupta4f6ad662013-10-25 09:08:21 +0100246#endif /*__ASSEMBLY__*/
247
248#endif /* __BL_COMMON_H__ */