blob: b36c9d35d51adf95d21717e055f53ca4ea45f3c8 [file] [log] [blame]
Achin Gupta4f6ad662013-10-25 09:08:21 +01001/*
Dan Handleye83b0ca2014-01-14 18:17:09 +00002 * Copyright (c) 2013-2014, ARM Limited and Contributors. All rights reserved.
Achin Gupta4f6ad662013-10-25 09:08:21 +01003 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
9 *
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
13 *
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
29 */
30
31#ifndef __BL_COMMON_H__
32#define __BL_COMMON_H__
33
Vikram Kanigirida567432014-04-15 18:08:08 +010034#define SECURE 0x0
35#define NON_SECURE 0x1
Juan Castillof558cac2014-06-05 09:45:36 +010036#define sec_state_is_valid(s) (((s) == SECURE) || ((s) == NON_SECURE))
Achin Gupta4f6ad662013-10-25 09:08:21 +010037
38#define UP 1
39#define DOWN 0
40
41/*******************************************************************************
Sandrine Bailleux467d0572014-06-24 14:02:34 +010042 * Constants to identify the location of a memory region in a given memory
43 * layout.
44******************************************************************************/
45#define TOP 0x1
46#define BOTTOM !TOP
Achin Gupta4f6ad662013-10-25 09:08:21 +010047
Sandrine Bailleuxba6980a2013-12-02 15:41:25 +000048/******************************************************************************
49 * Opcode passed in x0 to tell next EL that we want to run an image.
50 * Corresponds to the function ID of the only SMC that the BL1 exception
51 * handlers service. That's why the chosen value is the first function ID of
52 * the ARM SMC64 range.
53 *****************************************************************************/
54#define RUN_IMAGE 0xC0000000
55
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +010056/*******************************************************************************
57 * Constants that allow assembler code to access members of and the
Vikram Kanigirida567432014-04-15 18:08:08 +010058 * 'entry_point_info' structure at their correct offsets.
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +010059 ******************************************************************************/
Vikram Kanigirida567432014-04-15 18:08:08 +010060#define ENTRY_POINT_INFO_PC_OFFSET 0x08
61#define ENTRY_POINT_INFO_ARGS_OFFSET 0x18
Sandrine Bailleuxba6980a2013-12-02 15:41:25 +000062
Andrew Thoelke4e126072014-06-04 21:10:52 +010063#define PARAM_EP_SECURITY_MASK 0x1
Vikram Kanigirida567432014-04-15 18:08:08 +010064#define GET_SECURITY_STATE(x) (x & PARAM_EP_SECURITY_MASK)
65#define SET_SECURITY_STATE(x, security) \
66 ((x) = ((x) & ~PARAM_EP_SECURITY_MASK) | (security))
67
Andrew Thoelke4e126072014-06-04 21:10:52 +010068#define EP_EE_MASK 0x2
69#define EP_EE_LITTLE 0x0
70#define EP_EE_BIG 0x2
71#define EP_GET_EE(x) (x & EP_EE_MASK)
72#define EP_SET_EE(x, ee) ((x) = ((x) & ~EP_EE_MASK) | (ee))
73
74#define EP_ST_MASK 0x4
75#define EP_ST_DISABLE 0x0
76#define EP_ST_ENABLE 0x4
77#define EP_GET_ST(x) (x & EP_ST_MASK)
78#define EP_SET_ST(x, ee) ((x) = ((x) & ~EP_ST_MASK) | (ee))
79
Vikram Kanigirida567432014-04-15 18:08:08 +010080#define PARAM_EP 0x01
81#define PARAM_IMAGE_BINARY 0x02
82#define PARAM_BL31 0x03
Dan Handley2bd4ef22014-04-09 13:14:54 +010083
Vikram Kanigirida567432014-04-15 18:08:08 +010084#define VERSION_1 0x01
85
86#define SET_PARAM_HEAD(_p, _type, _ver, _attr) do { \
87 (_p)->h.type = (uint8_t)(_type); \
88 (_p)->h.version = (uint8_t)(_ver); \
89 (_p)->h.size = (uint16_t)sizeof(*_p); \
90 (_p)->h.attr = (uint32_t)(_attr) ; \
91 } while (0)
92
Yatharth Kochar36433d12014-11-20 18:09:41 +000093/*******************************************************************************
94 * Constant that indicates if this is the first version of the reset handler
95 * contained in an image. This will be the case when the image is BL1 or when
96 * its BL3-1 and RESET_TO_BL31 is true. This constant enables a subsequent
97 * version of the reset handler to perform actions that override the ones
98 * performed in the first version of the code. This will be required when the
99 * first version exists in an un-modifiable image e.g. a BootROM image.
100 ******************************************************************************/
101#if IMAGE_BL1 || (IMAGE_BL31 && RESET_TO_BL31)
102#define FIRST_RESET_HANDLER_CALL
103#endif
104
Vikram Kanigirida567432014-04-15 18:08:08 +0100105#ifndef __ASSEMBLY__
Dan Handley2bd4ef22014-04-09 13:14:54 +0100106#include <cdefs.h> /* For __dead2 */
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +0100107#include <cassert.h>
Vikram Kanigirida567432014-04-15 18:08:08 +0100108#include <stdint.h>
Sandrine Bailleux467d0572014-06-24 14:02:34 +0100109#include <stddef.h>
Achin Guptae4d084e2014-02-19 17:18:23 +0000110
Vikram Kanigiri725b1332015-03-04 10:34:27 +0000111#define ARRAY_SIZE(a) (sizeof(a) / sizeof((a)[0]))
112
Achin Gupta4f6ad662013-10-25 09:08:21 +0100113/*******************************************************************************
114 * Structure used for telling the next BL how much of a particular type of
115 * memory is available for its use and how much is already used.
116 ******************************************************************************/
Dan Handleye2712bc2014-04-10 15:37:22 +0100117typedef struct meminfo {
Sandrine Bailleux467d0572014-06-24 14:02:34 +0100118 uint64_t total_base;
119 size_t total_size;
120 uint64_t free_base;
121 size_t free_size;
Dan Handleye2712bc2014-04-10 15:37:22 +0100122} meminfo_t;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100123
Dan Handleye2712bc2014-04-10 15:37:22 +0100124typedef struct aapcs64_params {
Achin Gupta4f6ad662013-10-25 09:08:21 +0100125 unsigned long arg0;
126 unsigned long arg1;
127 unsigned long arg2;
128 unsigned long arg3;
129 unsigned long arg4;
130 unsigned long arg5;
131 unsigned long arg6;
132 unsigned long arg7;
Dan Handleye2712bc2014-04-10 15:37:22 +0100133} aapcs64_params_t;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100134
Vikram Kanigirida567432014-04-15 18:08:08 +0100135/***************************************************************************
136 * This structure provides version information and the size of the
137 * structure, attributes for the structure it represents
138 ***************************************************************************/
139typedef struct param_header {
140 uint8_t type; /* type of the structure */
141 uint8_t version; /* version of this structure */
142 uint16_t size; /* size of this structure in bytes */
143 uint32_t attr; /* attributes: unused bits SBZ */
144} param_header_t;
145
146/*****************************************************************************
147 * This structure represents the superset of information needed while
148 * switching exception levels. The only two mechanisms to do so are
149 * ERET & SMC. Security state is indicated using bit zero of header
150 * attribute
151 * NOTE: BL1 expects entrypoint followed by spsr while processing
152 * SMC to jump to BL31 from the start of entry_point_info
153 *****************************************************************************/
154typedef struct entry_point_info {
155 param_header_t h;
156 uintptr_t pc;
157 uint32_t spsr;
Dan Handleye2712bc2014-04-10 15:37:22 +0100158 aapcs64_params_t args;
Vikram Kanigirida567432014-04-15 18:08:08 +0100159} entry_point_info_t;
160
161/*****************************************************************************
162 * Image info binary provides information from the image loader that
163 * can be used by the firmware to manage available trusted RAM.
164 * More advanced firmware image formats can provide additional
165 * information that enables optimization or greater flexibility in the
166 * common firmware code
167 *****************************************************************************/
168typedef struct image_info {
169 param_header_t h;
170 uintptr_t image_base; /* physical address of base of image */
171 uint32_t image_size; /* bytes read from image file */
172} image_info_t;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100173
174/*******************************************************************************
Achin Guptae4d084e2014-02-19 17:18:23 +0000175 * This structure represents the superset of information that can be passed to
176 * BL31 e.g. while passing control to it from BL2. The BL32 parameters will be
Vikram Kanigirida567432014-04-15 18:08:08 +0100177 * populated only if BL2 detects its presence. A pointer to a structure of this
178 * type should be passed in X3 to BL31's cold boot entrypoint
179 *
180 * Use of this structure and the X3 parameter is not mandatory: the BL3-1
181 * platform code can use other mechanisms to provide the necessary information
182 * about BL3-2 and BL3-3 to the common and SPD code.
183 *
184 * BL3-1 image information is mandatory if this structure is used. If either of
185 * the optional BL3-2 and BL3-3 image information is not provided, this is
186 * indicated by the respective image_info pointers being zero.
Achin Guptae4d084e2014-02-19 17:18:23 +0000187 ******************************************************************************/
Vikram Kanigirida567432014-04-15 18:08:08 +0100188typedef struct bl31_params {
189 param_header_t h;
190 image_info_t *bl31_image_info;
191 entry_point_info_t *bl32_ep_info;
192 image_info_t *bl32_image_info;
193 entry_point_info_t *bl33_ep_info;
194 image_info_t *bl33_image_info;
195} bl31_params_t;
196
197
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +0100198/*
Vikram Kanigirida567432014-04-15 18:08:08 +0100199 * Compile time assertions related to the 'entry_point_info' structure to
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +0100200 * ensure that the assembler and the compiler view of the offsets of
201 * the structure members is the same.
202 */
Vikram Kanigirida567432014-04-15 18:08:08 +0100203CASSERT(ENTRY_POINT_INFO_PC_OFFSET ==
204 __builtin_offsetof(entry_point_info_t, pc), \
205 assert_BL31_pc_offset_mismatch);
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +0100206
Vikram Kanigirida567432014-04-15 18:08:08 +0100207CASSERT(ENTRY_POINT_INFO_ARGS_OFFSET == \
208 __builtin_offsetof(entry_point_info_t, args), \
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +0100209 assert_BL31_args_offset_mismatch);
210
Vikram Kanigirida567432014-04-15 18:08:08 +0100211CASSERT(sizeof(unsigned long) ==
212 __builtin_offsetof(entry_point_info_t, spsr) - \
213 __builtin_offsetof(entry_point_info_t, pc), \
Vikram Kanigiria3a5e4a2014-05-15 18:27:15 +0100214 assert_entrypoint_and_spsr_should_be_adjacent);
215
Achin Guptae4d084e2014-02-19 17:18:23 +0000216/*******************************************************************************
Achin Gupta4f6ad662013-10-25 09:08:21 +0100217 * Function & variable prototypes
218 ******************************************************************************/
Dan Handleya17fefa2014-05-14 12:38:32 +0100219unsigned long page_align(unsigned long, unsigned);
220void change_security_state(unsigned int);
Dan Handleya17fefa2014-05-14 12:38:32 +0100221unsigned long image_size(const char *);
Sandrine Bailleux467d0572014-06-24 14:02:34 +0100222int load_image(meminfo_t *mem_layout,
223 const char *image_name,
224 uint64_t image_base,
225 image_info_t *image_data,
226 entry_point_info_t *entry_point_info);
Jon Medhurstecf0a712014-02-17 12:18:24 +0000227extern const char build_message[];
Juan Castillo04be3a52014-06-30 11:41:46 +0100228extern const char version_string[];
Achin Gupta4f6ad662013-10-25 09:08:21 +0100229
Sandrine Bailleux467d0572014-06-24 14:02:34 +0100230void reserve_mem(uint64_t *free_base, size_t *free_size,
231 uint64_t addr, size_t size);
232
Achin Gupta4f6ad662013-10-25 09:08:21 +0100233#endif /*__ASSEMBLY__*/
234
235#endif /* __BL_COMMON_H__ */