blob: 1cdd622983f8ec989dcfe1a3383ebea994e936d2 [file] [log] [blame]
developerc0c07822021-03-29 16:50:30 +08001/*
developer8c327e82022-05-29 22:25:44 +08002 * Copyright (c) 2020-2022, MediaTek Inc. All rights reserved.
developerc0c07822021-03-29 16:50:30 +08003 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
7#include <common/debug.h>
8#include <common/runtime_svc.h>
Rex-BC Chenb48c6c42021-04-12 11:10:31 +08009#include <mt_dp.h>
developer0d3844d2021-07-09 16:55:51 +080010#include <mt_spm.h>
11#include <mt_spm_vcorefs.h>
developer47917892021-11-01 16:43:47 +080012#include <mtk_apusys.h>
Rex-BC Chenb48c6c42021-04-12 11:10:31 +080013#include <mtk_sip_svc.h>
Rex-BC Chen17903042021-08-10 11:10:58 +080014#include <plat_dfd.h>
Rex-BC Chenb48c6c42021-04-12 11:10:31 +080015#include "plat_sip_calls.h"
developerc0c07822021-03-29 16:50:30 +080016
17uintptr_t mediatek_plat_sip_handler(uint32_t smc_fid,
18 u_register_t x1,
19 u_register_t x2,
20 u_register_t x3,
21 u_register_t x4,
22 void *cookie,
23 void *handle,
24 u_register_t flags)
25{
Rex-BC Chenb48c6c42021-04-12 11:10:31 +080026 int32_t ret;
27 uint32_t ret_val;
28
developerc0c07822021-03-29 16:50:30 +080029 switch (smc_fid) {
Rex-BC Chenb48c6c42021-04-12 11:10:31 +080030 case MTK_SIP_DP_CONTROL_AARCH32:
31 case MTK_SIP_DP_CONTROL_AARCH64:
32 ret = dp_secure_handler(x1, x2, &ret_val);
33 SMC_RET2(handle, ret, ret_val);
34 break;
developer8c327e82022-05-29 22:25:44 +080035 case MTK_SIP_VCORE_CONTROL_AARCH32:
36 case MTK_SIP_VCORE_CONTROL_AARCH64:
developer0d3844d2021-07-09 16:55:51 +080037 ret = spm_vcorefs_v2_args(x1, x2, x3, &x4);
38 SMC_RET2(handle, ret, x4);
39 break;
Rex-BC Chen17903042021-08-10 11:10:58 +080040 case MTK_SIP_KERNEL_DFD_AARCH32:
41 case MTK_SIP_KERNEL_DFD_AARCH64:
42 ret = dfd_smc_dispatcher(x1, x2, x3, x4);
43 SMC_RET1(handle, ret);
44 break;
developer47917892021-11-01 16:43:47 +080045 case MTK_SIP_APUSYS_CONTROL_AARCH32:
46 case MTK_SIP_APUSYS_CONTROL_AARCH64:
47 ret = apusys_kernel_ctrl(x1, x2, x3, x4, &ret_val);
48 SMC_RET2(handle, ret, ret_val);
49 break;
developerc0c07822021-03-29 16:50:30 +080050 default:
51 ERROR("%s: unhandled SMC (0x%x)\n", __func__, smc_fid);
52 break;
53 }
54
55 SMC_RET1(handle, SMC_UNK);
56}