blob: df3488bf51e0e43d8557230ecf5559c9e6303c68 [file] [log] [blame]
Dan Handley9df48042015-03-19 18:58:55 +00001/*
Petre-Ionut Tudore5a6fef2019-11-07 15:18:03 +00002 * Copyright (c) 2015-2020, ARM Limited and Contributors. All rights reserved.
Dan Handley9df48042015-03-19 18:58:55 +00003 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Dan Handley9df48042015-03-19 18:58:55 +00005 */
6
Daniel Boulby45a2c9e2018-07-06 16:54:44 +01007#include <assert.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +00008
Dan Handley9df48042015-03-19 18:58:55 +00009#include <platform_def.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000010
11#include <bl32/tsp/platform_tsp.h>
12#include <common/bl_common.h>
13#include <common/debug.h>
14#include <drivers/arm/pl011.h>
15#include <drivers/console.h>
Antonio Nino Diazbd7b7402019-01-25 14:30:04 +000016#include <plat/arm/common/plat_arm.h>
Dan Handley9df48042015-03-19 18:58:55 +000017
Dan Handley9df48042015-03-19 18:58:55 +000018/* Weak definitions may be overridden in specific ARM standard platform */
19#pragma weak tsp_early_platform_setup
20#pragma weak tsp_platform_setup
21#pragma weak tsp_plat_arch_setup
22
Daniel Boulby45a2c9e2018-07-06 16:54:44 +010023#define MAP_BL_TSP_TOTAL MAP_REGION_FLAT( \
24 BL32_BASE, \
25 BL32_END - BL32_BASE, \
26 MT_MEMORY | MT_RW | MT_SECURE)
Dan Handley9df48042015-03-19 18:58:55 +000027
28/*******************************************************************************
29 * Initialize the UART
30 ******************************************************************************/
Andre Przywara2b1b1a52020-01-25 00:58:35 +000031static console_t arm_tsp_runtime_console;
Antonio Nino Diaz23ede6a2018-06-19 09:29:36 +010032
Dan Handley9df48042015-03-19 18:58:55 +000033void arm_tsp_early_platform_setup(void)
34{
35 /*
36 * Initialize a different console than already in use to display
37 * messages from TSP
38 */
Antonio Nino Diaz23ede6a2018-06-19 09:29:36 +010039 int rc = console_pl011_register(PLAT_ARM_TSP_UART_BASE,
40 PLAT_ARM_TSP_UART_CLK_IN_HZ,
41 ARM_CONSOLE_BAUDRATE,
42 &arm_tsp_runtime_console);
43 if (rc == 0)
44 panic();
45
Andre Przywara2b1b1a52020-01-25 00:58:35 +000046 console_set_scope(&arm_tsp_runtime_console,
Antonio Nino Diaz23ede6a2018-06-19 09:29:36 +010047 CONSOLE_FLAG_BOOT | CONSOLE_FLAG_RUNTIME);
Dan Handley9df48042015-03-19 18:58:55 +000048}
49
50void tsp_early_platform_setup(void)
51{
52 arm_tsp_early_platform_setup();
53}
54
55/*******************************************************************************
56 * Perform platform specific setup placeholder
57 ******************************************************************************/
58void tsp_platform_setup(void)
59{
Achin Gupta1fa7eb62015-11-03 14:18:34 +000060 plat_arm_gic_driver_init();
Dan Handley9df48042015-03-19 18:58:55 +000061}
62
63/*******************************************************************************
64 * Perform the very early platform specific architectural setup here. At the
Elyes Haouas2be03c02023-02-13 09:14:48 +010065 * moment this is only initializes the MMU
Dan Handley9df48042015-03-19 18:58:55 +000066 ******************************************************************************/
67void tsp_plat_arch_setup(void)
68{
Dan Handley9df48042015-03-19 18:58:55 +000069#if USE_COHERENT_MEM
Paul Beesley1fbc97b2019-01-11 18:26:51 +000070 /* Ensure ARM platforms don't use coherent memory in TSP */
Daniel Boulby45a2c9e2018-07-06 16:54:44 +010071 assert((BL_COHERENT_RAM_END - BL_COHERENT_RAM_BASE) == 0U);
Dan Handley9df48042015-03-19 18:58:55 +000072#endif
Daniel Boulby45a2c9e2018-07-06 16:54:44 +010073
74 const mmap_region_t bl_regions[] = {
75 MAP_BL_TSP_TOTAL,
Daniel Boulby4e97abd2018-07-16 14:09:15 +010076 ARM_MAP_BL_RO,
Daniel Boulby45a2c9e2018-07-06 16:54:44 +010077 {0}
78 };
79
Roberto Vargas344ff022018-10-19 16:44:18 +010080 setup_page_tables(bl_regions, plat_arm_get_mmap());
Sandrine Bailleux4a1267a2016-05-18 16:11:47 +010081 enable_mmu_el1(0);
Petre-Ionut Tudore5a6fef2019-11-07 15:18:03 +000082
83#if PLAT_RO_XLAT_TABLES
84 arm_xlat_make_tables_readonly();
85#endif
Dan Handley9df48042015-03-19 18:58:55 +000086}