blob: e004281dfebe89ed269aaaab0241b8957e859572 [file] [log] [blame]
Achin Gupta4f6ad662013-10-25 09:08:21 +01001/*
Dan Handley2b6b5742015-03-19 19:17:53 +00002 * Copyright (c) 2013-2015, ARM Limited and Contributors. All rights reserved.
Achin Gupta4f6ad662013-10-25 09:08:21 +01003 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
9 *
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
13 *
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
29 */
30
Achin Gupta4f6ad662013-10-25 09:08:21 +010031#include <bakery_lock.h>
Dan Handley2bd4ef22014-04-09 13:14:54 +010032#include <mmio.h>
Dan Handley2b6b5742015-03-19 19:17:53 +000033#include <plat_arm.h>
Dan Handleyed6ff952014-05-14 17:44:19 +010034#include "../../fvp_def.h"
Soby Mathew523d6332015-01-08 18:02:19 +000035#include "../../fvp_private.h"
Dan Handley4d2e49d2014-04-11 11:52:12 +010036#include "fvp_pwrc.h"
Achin Gupta4f6ad662013-10-25 09:08:21 +010037
38/*
39 * TODO: Someday there will be a generic power controller api. At the moment
40 * each platform has its own pwrc so just exporting functions is fine.
41 */
Dan Handley2b6b5742015-03-19 19:17:53 +000042ARM_INSTANTIATE_LOCK
Achin Gupta4f6ad662013-10-25 09:08:21 +010043
44unsigned int fvp_pwrc_get_cpu_wkr(unsigned long mpidr)
45{
Andrew Thoelke958cc022014-06-09 12:54:15 +010046 return PSYSR_WK(fvp_pwrc_read_psysr(mpidr));
Achin Gupta4f6ad662013-10-25 09:08:21 +010047}
48
49unsigned int fvp_pwrc_read_psysr(unsigned long mpidr)
50{
Andrew Thoelke958cc022014-06-09 12:54:15 +010051 unsigned int rc;
Dan Handley2b6b5742015-03-19 19:17:53 +000052 arm_lock_get();
Achin Gupta4f6ad662013-10-25 09:08:21 +010053 mmio_write_32(PWRC_BASE + PSYSR_OFF, (unsigned int) mpidr);
54 rc = mmio_read_32(PWRC_BASE + PSYSR_OFF);
Dan Handley2b6b5742015-03-19 19:17:53 +000055 arm_lock_release();
Achin Gupta4f6ad662013-10-25 09:08:21 +010056 return rc;
57}
58
59void fvp_pwrc_write_pponr(unsigned long mpidr)
60{
Dan Handley2b6b5742015-03-19 19:17:53 +000061 arm_lock_get();
Achin Gupta4f6ad662013-10-25 09:08:21 +010062 mmio_write_32(PWRC_BASE + PPONR_OFF, (unsigned int) mpidr);
Dan Handley2b6b5742015-03-19 19:17:53 +000063 arm_lock_release();
Achin Gupta4f6ad662013-10-25 09:08:21 +010064}
65
66void fvp_pwrc_write_ppoffr(unsigned long mpidr)
67{
Dan Handley2b6b5742015-03-19 19:17:53 +000068 arm_lock_get();
Achin Gupta4f6ad662013-10-25 09:08:21 +010069 mmio_write_32(PWRC_BASE + PPOFFR_OFF, (unsigned int) mpidr);
Dan Handley2b6b5742015-03-19 19:17:53 +000070 arm_lock_release();
Achin Gupta4f6ad662013-10-25 09:08:21 +010071}
72
Achin Guptab127cdb2013-11-12 16:40:00 +000073void fvp_pwrc_set_wen(unsigned long mpidr)
Achin Gupta4f6ad662013-10-25 09:08:21 +010074{
Dan Handley2b6b5742015-03-19 19:17:53 +000075 arm_lock_get();
Achin Gupta4f6ad662013-10-25 09:08:21 +010076 mmio_write_32(PWRC_BASE + PWKUPR_OFF,
77 (unsigned int) (PWKUPR_WEN | mpidr));
Dan Handley2b6b5742015-03-19 19:17:53 +000078 arm_lock_release();
Achin Gupta4f6ad662013-10-25 09:08:21 +010079}
80
Achin Guptab127cdb2013-11-12 16:40:00 +000081void fvp_pwrc_clr_wen(unsigned long mpidr)
82{
Dan Handley2b6b5742015-03-19 19:17:53 +000083 arm_lock_get();
Achin Guptab127cdb2013-11-12 16:40:00 +000084 mmio_write_32(PWRC_BASE + PWKUPR_OFF,
85 (unsigned int) mpidr);
Dan Handley2b6b5742015-03-19 19:17:53 +000086 arm_lock_release();
Achin Guptab127cdb2013-11-12 16:40:00 +000087}
88
Achin Gupta4f6ad662013-10-25 09:08:21 +010089void fvp_pwrc_write_pcoffr(unsigned long mpidr)
90{
Dan Handley2b6b5742015-03-19 19:17:53 +000091 arm_lock_get();
Achin Gupta4f6ad662013-10-25 09:08:21 +010092 mmio_write_32(PWRC_BASE + PCOFFR_OFF, (unsigned int) mpidr);
Dan Handley2b6b5742015-03-19 19:17:53 +000093 arm_lock_release();
Achin Gupta4f6ad662013-10-25 09:08:21 +010094}
95
96/* Nothing else to do here apart from initializing the lock */
Dan Handley2b6b5742015-03-19 19:17:53 +000097void plat_arm_pwrc_setup(void)
Achin Gupta4f6ad662013-10-25 09:08:21 +010098{
Dan Handley2b6b5742015-03-19 19:17:53 +000099 arm_lock_init();
Achin Gupta4f6ad662013-10-25 09:08:21 +0100100}
101
102
103