Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 1d1b4f600e1725c1cd915b7457bb39ad5c44dfca / . / plat / ti / k3 / common / plat_common.mk
blob: 446d8afba2b8d6af68095458043ebafb3cbe5158 [file] [log] [blame]
Nishanth Menon0192f892016-10-14 01:13:34 +0000[diff] [blame]1#
2# Copyright (c) 2017-2018, ARM Limited and Contributors. All rights reserved.
3#
4# SPDX-License-Identifier: BSD-3-Clause
5#
6
7# We don't use BL1 or BL2, so BL31 is the first image to execute
8RESET_TO_BL31 := 1
9# Only one core starts up at first
10COLD_BOOT_SINGLE_CPU := 1
11# We can choose where a core starts executing
12PROGRAMMABLE_RESET_ADDRESS:= 1
13
14# System coherency is managed in hardware
Andrew F. Davisf14c5952018-07-26 14:25:03 -0500[diff] [blame]15WARMBOOT_ENABLE_DCACHE_EARLY:= 1
Nishanth Menon0192f892016-10-14 01:13:34 +0000[diff] [blame]16USE_COHERENT_MEM := 0
17
18ERROR_DEPRECATED := 1
19ENABLE_PLAT_COMPAT := 0
20
21# A53 erratum for SoC. (enable them all)
22ERRATA_A53_826319 := 1
23ERRATA_A53_835769 := 1
24ERRATA_A53_836870 := 1
25ERRATA_A53_843419 := 1
26ERRATA_A53_855873 := 1
27
Nishanth Menonce976042016-10-14 01:13:44 +0000[diff] [blame]28MULTI_CONSOLE_API := 1
29TI_16550_MDR_QUIRK := 1
30$(eval $(call add_define,TI_16550_MDR_QUIRK))
31
Nishanth Menon3ed1b282016-10-14 01:13:45 +0000[diff] [blame]32# Libraries
33include lib/xlat_tables_v2/xlat_tables.mk
34
Nishanth Menon0192f892016-10-14 01:13:34 +0000[diff] [blame]35PLAT_INCLUDES += \
36 -I${PLAT_PATH}/include \
37 -Iinclude/plat/arm/common/ \
38 -Iinclude/plat/arm/common/aarch64/ \
Andrew F. Davis537d3ff2018-05-04 19:06:08 +0000[diff] [blame]39 -I${PLAT_PATH}/common/drivers/sec_proxy \
Andrew F. Davisa513b2a2018-05-04 19:06:09 +0000[diff] [blame]40 -I${PLAT_PATH}/common/drivers/ti_sci \
Nishanth Menon0192f892016-10-14 01:13:34 +0000[diff] [blame]41
Nishanth Menonce976042016-10-14 01:13:44 +0000[diff] [blame]42K3_CONSOLE_SOURCES += \
43 drivers/console/aarch64/console.S \
44 drivers/ti/uart/aarch64/16550_console.S \
45 ${PLAT_PATH}/common/k3_console.c \
46
Nishanth Menonf97ad372016-10-14 01:13:49 +0000[diff] [blame]47K3_GIC_SOURCES += \
48 drivers/arm/gic/common/gic_common.c \
49 drivers/arm/gic/v3/gicv3_main.c \
50 drivers/arm/gic/v3/gicv3_helpers.c \
51 plat/common/plat_gicv3.c \
52 ${PLAT_PATH}/common/k3_gicv3.c \
53
Benjamin Faira42b61b2016-10-14 01:13:46 +0000[diff] [blame]54K3_PSCI_SOURCES += \
55 plat/common/plat_psci_common.c \
56 ${PLAT_PATH}/common/k3_psci.c \
57
Andrew F. Davis537d3ff2018-05-04 19:06:08 +0000[diff] [blame]58K3_SEC_PROXY_SOURCES += \
59 ${PLAT_PATH}/common/drivers/sec_proxy/sec_proxy.c \
60
Andrew F. Davisa513b2a2018-05-04 19:06:09 +0000[diff] [blame]61K3_TI_SCI_SOURCES += \
62 ${PLAT_PATH}/common/drivers/ti_sci/ti_sci.c \
63
Nishanth Menon0192f892016-10-14 01:13:34 +0000[diff] [blame]64PLAT_BL_COMMON_SOURCES += \
Nishanth Menon3ed1b282016-10-14 01:13:45 +0000[diff] [blame]65 plat/arm/common/arm_common.c \
Nishanth Menon0192f892016-10-14 01:13:34 +0000[diff] [blame]66 lib/cpus/aarch64/cortex_a53.S \
Nishanth Menon3ed1b282016-10-14 01:13:45 +0000[diff] [blame]67 ${XLAT_TABLES_LIB_SRCS} \
Nishanth Menonce976042016-10-14 01:13:44 +0000[diff] [blame]68 ${K3_CONSOLE_SOURCES} \
Nishanth Menon0192f892016-10-14 01:13:34 +0000[diff] [blame]69
70BL31_SOURCES += \
71 ${PLAT_PATH}/common/k3_bl31_setup.c \
Benjamin Fairf807a342016-10-18 14:32:06 -0500[diff] [blame]72 ${PLAT_PATH}/common/k3_helpers.S \
Benjamin Fair42eea872016-10-14 01:13:47 +0000[diff] [blame]73 ${PLAT_PATH}/common/k3_topology.c \
Nishanth Menonf97ad372016-10-14 01:13:49 +0000[diff] [blame]74 ${K3_GIC_SOURCES} \
Benjamin Faira42b61b2016-10-14 01:13:46 +0000[diff] [blame]75 ${K3_PSCI_SOURCES} \
Andrew F. Davis537d3ff2018-05-04 19:06:08 +0000[diff] [blame]76 ${K3_SEC_PROXY_SOURCES} \
Andrew F. Davisa513b2a2018-05-04 19:06:09 +0000[diff] [blame]77 ${K3_TI_SCI_SOURCES} \